Home
last modified time | relevance | path

Searched +full:0 +full:x17030000 (Results 1 – 6 of 6) sorted by relevance

/linux/Documentation/devicetree/bindings/power/
H A Dstarfive,jh7110-pmu.yaml42 reg = <0x17030000 0x10000>;
/linux/Documentation/devicetree/bindings/net/
H A Dapm-xgene-enet.txt23 - port-id: Port number (0 or 1)
34 - #size-cells: Must be <0>.
43 Valid values are between 0 to 7, that maps to
47 Valid values are between 0 to 7, that maps to
64 reg = <0x0 0x17020000 0x0 0xd100>,
65 <0x0 0x17030000 0x0 0x400>,
66 <0x0 0x10000000 0x0 0x200>;
68 interrupts = <0x0 0x3c 0x4>;
69 port-id = <0>;
70 clocks = <&menetclk 0>;
[all …]
/linux/arch/arm64/boot/dts/apm/
H A Dapm-storm.dtsi16 #size-cells = <0>;
18 cpu@0 {
21 reg = <0x0 0x000>;
23 cpu-release-addr = <0x1 0x0000fff8>;
29 reg = <0x0 0x001>;
31 cpu-release-addr = <0x1 0x0000fff8>;
37 reg = <0x0 0x100>;
39 cpu-release-addr = <0x1 0x0000fff8>;
45 reg = <0x0 0x101>;
47 cpu-release-addr = <0x1 0x0000fff8>;
[all …]
/linux/arch/riscv/boot/dts/starfive/
H A Djh7110.dtsi20 #size-cells = <0>;
22 S7_0: cpu@0 {
24 reg = <0>;
200 cpu_opp: opp-table-0 {
260 #clock-cells = <0>;
265 #clock-cells = <0>;
271 #clock-cells = <0>;
277 #clock-cells = <0>;
283 #clock-cells = <0>;
289 #clock-cells = <0>;
[all …]
/linux/arch/arm64/boot/dts/mediatek/
H A Dmt8183.dtsi293 #size-cells = <0>;
327 cpu0: cpu@0 {
330 reg = <0x000>;
353 reg = <0x001>;
376 reg = <0x002>;
399 reg = <0x003>;
422 reg = <0x100>;
445 reg = <0x101>;
468 reg = <0x102>;
491 reg = <0x103>;
[all …]
H A Dmt8186.dtsi35 reg = <0 0x1000ce00 0 0x200>;
336 #size-cells = <0>;
374 cpu0: cpu@0 {
377 reg = <0x000>;
401 reg = <0x100>;
425 reg = <0x200>;
449 reg = <0x300>;
473 reg = <0x400>;
497 reg = <0x500>;
521 reg = <0x600>;
[all …]