Home
last modified time | relevance | path

Searched +full:0 +full:x120 (Results 1 – 25 of 213) sorted by relevance

123456789

/freebsd/sys/contrib/device-tree/src/arm64/freescale/
H A Dimx8mn-var-som.dtsi20 reg = <0x0 0x40000000 0 0x40000000>;
26 pinctrl-0 = <&pinctrl_reg_eth_phy>;
62 pinctrl-0 = <&pinctrl_ecspi1>;
64 <&gpio1 0 GPIO_ACTIVE_LOW>;
70 touchscreen@0 {
71 reg = <0>;
74 pinctrl-0
[all...]
/freebsd/sys/dev/qcom_rnd/
H A Dqcom_rnd.c85 error = 0; in qcom_rnd_modevent()
102 if (ofw_bus_is_compatible(dev, "qcom,prng") == 0) { in qcom_rnd_probe()
106 return (0); in qcom_rnd_probe()
128 sc->reg_rid = 0; in qcom_rnd_attach()
130 &sc->reg_rid, 0x140, RF_ACTIVE); in qcom_rnd_attach()
141 bus_barrier(sc->reg, 0, 0x120, BUS_SPACE_BARRIER_READ); in qcom_rnd_attach()
153 bus_barrier(sc->reg, 0, 0x120, BUS_SPACE_BARRIER_WRITE); in qcom_rnd_attach()
158 bus_barrier(sc->reg, 0, 0x120, BUS_SPACE_BARRIER_WRITE); in qcom_rnd_attach()
162 return (0); in qcom_rnd_attach()
181 return (0); in qcom_rnd_detach()
[all …]
/freebsd/sys/contrib/device-tree/Bindings/cpufreq/
H A Dcpufreq-mediatek-hw.yaml47 #size-cells = <0>;
49 cpu0: cpu@0 {
53 performance-domains = <&performance 0>;
54 reg = <0x000>;
66 reg = <0 0x0011bc10 0 0x120>, <0 0x0011bd30 0 0x120>;
/freebsd/sys/contrib/device-tree/Bindings/dvfs/
H A Dperformance-domain.yaml37 Number of cells in a performance domain specifier. Typically 0 for nodes
42 enum: [ 0, 1 ]
60 reg = <0 0x0011bc10 0 0x120>, <0 0x0011bd30 0 0x120>;
71 #size-cells = <0>;
73 cpu@0 {
76 reg = <0x0 0x0>;
/freebsd/sys/contrib/device-tree/include/dt-bindings/clock/
H A Dam3.h8 #define AM3_CLKCTRL_OFFSET 0x0
12 #define AM3_L4LS_CLKCTRL_OFFSET 0x38
14 #define AM3_L4LS_UART6_CLKCTRL AM3_L4LS_CLKCTRL_INDEX(0x38)
15 #define AM3_L4LS_MMC1_CLKCTRL AM3_L4LS_CLKCTRL_INDEX(0x3c)
16 #define AM3_L4LS_ELM_CLKCTRL AM3_L4LS_CLKCTRL_INDEX(0x40)
17 #define AM3_L4LS_I2C3_CLKCTRL AM3_L4LS_CLKCTRL_INDEX(0x44)
18 #define AM3_L4LS_I2C2_CLKCTRL AM3_L4LS_CLKCTRL_INDEX(0x48)
19 #define AM3_L4LS_SPI0_CLKCTRL AM3_L4LS_CLKCTRL_INDEX(0x4c)
20 #define AM3_L4LS_SPI1_CLKCTRL AM3_L4LS_CLKCTRL_INDEX(0x50)
21 #define AM3_L4LS_L4_LS_CLKCTRL AM3_L4LS_CLKCTRL_INDEX(0x60)
[all …]
H A Dam4.h8 #define AM4_CLKCTRL_OFFSET 0x20
12 #define AM4_L3S_TSC_CLKCTRL_OFFSET 0x120
14 #define AM4_L3S_TSC_ADC_TSC_CLKCTRL AM4_L3S_TSC_CLKCTRL_INDEX(0x120)
17 #define AM4_L4_WKUP_AON_CLKCTRL_OFFSET 0x228
19 #define AM4_L4_WKUP_AON_WKUP_M3_CLKCTRL AM4_L4_WKUP_AON_CLKCTRL_INDEX(0x228)
20 #define AM4_L4_WKUP_AON_COUNTER_32K_CLKCTRL AM4_L4_WKUP_AON_CLKCTRL_INDEX(0x230)
23 #define AM4_L4_WKUP_CLKCTRL_OFFSET 0x220
25 #define AM4_L4_WKUP_L4_WKUP_CLKCTRL AM4_L4_WKUP_CLKCTRL_INDEX(0x220)
26 #define AM4_L4_WKUP_TIMER1_CLKCTRL AM4_L4_WKUP_CLKCTRL_INDEX(0x328)
27 #define AM4_L4_WKUP_WD_TIMER2_CLKCTRL AM4_L4_WKUP_CLKCTRL_INDEX(0x338)
[all …]
H A Dlpc18xx-ccu.h13 #define CLK_APB3_BUS 0x100
14 #define CLK_APB3_I2C1 0x108
15 #define CLK_APB3_DAC 0x110
16 #define CLK_APB3_ADC0 0x118
17 #define CLK_APB3_ADC1 0x120
18 #define CLK_APB3_CAN0 0x128
19 #define CLK_APB1_BUS 0x200
20 #define CLK_APB1_MOTOCON_PWM 0x208
21 #define CLK_APB1_I2C0 0x210
22 #define CLK_APB1_I2S 0x218
[all …]
/freebsd/sys/contrib/device-tree/Bindings/soc/ti/
H A Dkeystone-navigator-dma.txt17 |-> DMA instance #0
64 knav_dmas: knav_dmas@0 {
70 ti,navigator-cloud-address = <0x23a80000 0x23a90000
71 0x23aa0000 0x23ab0000>;
73 dma_gbe: dma_gbe@0 {
74 reg = <0x2004000 0x100>,
75 <0x2004400 0x120>,
76 <0x2004800 0x300>,
77 <0x2004c00 0x120>,
78 <0x2005000 0x400>;
[all …]
/freebsd/sys/contrib/device-tree/src/arm/marvell/
H A Dmmp3.dtsi16 #size-cells = <0>;
19 cpu@0 {
23 reg = <0>;
45 reg = <0xd4200000 0x00200000>;
52 reg = <0xd4282000 0x1000>,
53 <0xd4284000 0x100>;
62 reg = <0x150 0x4>, <0x168 0x4>;
72 reg = <0x154 0x4>, <0x16c 0x4>;
82 reg = <0x1bc 0x4>, <0x1a4 0x4>;
92 reg = <0x1c0 0x4>, <0x1a8 0x4>;
[all …]
H A Dmmp2.dtsi33 marvell,tauros2-cache-features = <0x3>;
40 reg = <0xd4200000 0x00200000>;
45 reg = <0xd420d000 0x4000>;
58 reg = <0xd4282000 0x1000>;
67 reg = <0x150 0x4>, <0x168 0x4>;
77 reg = <0x154 0x4>, <0x16c 0x4>;
88 reg = <0x180 0x4>, <0x17c 0x4>;
98 reg = <0x158 0x4>, <0x170 0x4>;
108 reg = <0x15c 0x4>, <0x174 0x4>;
118 reg = <0x160 0x4>, <0x178 0x4>;
[all …]
/freebsd/contrib/file/magic/Magdir/
H A Dtplink12 0 ulelong <3
13 >0 ulelong !0
15 >>0x100 long 0
17 >>>4 ubelong >0x1F000000
19 >>>>0x40 ubeshort >0
22 # with invalid vendor names \240\0\0\0 \140\0\0\0 \040\0\0\0
23 >>>>>5 short !0
24 >>>>>>0 use firmware-tplink
26 0 name firmware-tplink
27 >0 ubyte x firmware
[all …]
/freebsd/sys/contrib/device-tree/src/arm/nxp/vf/
H A Dvf610-pinfunc.h14 #define ALT0 0x0
15 #define ALT1 0x1
16 #define ALT2 0x2
17 #define ALT3 0x3
18 #define ALT4 0x4
19 #define ALT5 0x5
20 #define ALT6 0x6
21 #define ALT7 0x7
24 #define VF610_PAD_PTA6__GPIO_0 0x000 0x000 ALT0 0x0
25 #define VF610_PAD_PTA6__RMII_CLKOUT 0x000 0x000 ALT1 0x0
[all …]
/freebsd/sys/contrib/dev/rtw88/
H A Drtw8822c.h11 u8 res0[0x30]; /* 0x120 */
12 u8 vid[2]; /* 0x150 */
15 u8 mac_addr[ETH_ALEN]; /* 0x157 */
16 u8 res2[0x3d];
20 u8 res0[0x4a]; /* 0x120 */
21 u8 mac_addr[ETH_ALEN]; /* 0x16a */
25 u8 mac_addr[ETH_ALEN]; /* 0x120 */
33 u8 ltr_cap; /* 0x133 */
38 u8 res0:2; /* 0x144 */
62 u8 res0[0x0e];
[all …]
/freebsd/sys/contrib/device-tree/Bindings/watchdog/
H A Drt2880-wdt.txt14 reg = <0x120 0x10>;
H A Dralink,rt2880-wdt.yaml41 reg = <0x120 0x10>;
/freebsd/sys/contrib/device-tree/src/arm64/mediatek/
H A Dmt8183-kukui-kodama-sku288.dts5 * SKU: 0x120 => 288
7 * - bits 7..4: Panel ID: 0x2 (BOE)
/freebsd/sys/contrib/device-tree/src/arm/ti/keystone/
H A Dkeystone-k2hk-netcp.dtsi15 queue-range = <0 0x4000>;
16 linkram0 = <0x100000 0x8000>;
17 linkram1 = <0x0 0x10000>;
24 managed-queues = <0 0x2000>;
25 reg = <0x2a40000 0x20000>,
26 <0x2a06000 0x400>,
27 <0x2a02000 0x1000>,
28 <0x2a03000 0x1000>,
29 <0x23a80000 0x20000>,
30 <0x2a80000 0x20000>;
[all …]
/freebsd/sys/contrib/device-tree/src/arm/nxp/imx/
H A Dimxrt1050-pinfunc.h10 #define IMX_PAD_SION 0x40000000
17 #define MXRT1050_IOMUXC_GPIO_EMC_00_SEMC_DA00 0x014 0x204 0x000 0x0 0x0
18 #define MXRT1050_IOMUXC_GPIO_EMC_00_FLEXPWM4_PWM0_A 0x014 0x204 0x494 0x1 0x0
19 #define MXRT1050_IOMUXC_GPIO_EMC_00_LPSPI2_SCK 0x014 0x204 0x500 0x2 0x1
20 #define MXRT1050_IOMUXC_GPIO_EMC_00_XBAR_INOUT2 0x014 0x204 0x60C 0x3 0x0
21 #define MXRT1050_IOMUXC_GPIO_EMC_00_FLEXIO1_D00 0x014 0x204 0x000 0x4 0x0
22 #define MXRT1050_IOMUXC_GPIO_EMC_00_GPIO4_IO00 0x014 0x204 0x000 0x5 0x0
24 #define MXRT1050_IOMUXC_GPIO_EMC_01_SEMC_DA01 0x018 0x208 0x000 0x0 0x0
25 #define MXRT1050_IOMUXC_GPIO_EMC_01_FLEXPWM4_PWM0_B 0x018 0x208 0x000 0x1 0x0
26 #define MXRT1050_IOMUXC_GPIO_EMC_01_LPSPI2_PCS0 0x018 0x208 0x4FC 0x2 0x1
[all …]
H A Dimx25-pinfunc.h16 #define MX25_PAD_A10__A10 0x008 0x000 0x000 0x00 0x000
17 #define MX25_PAD_A10__GPIO_4_0 0x008 0x000 0x000 0x05 0x000
19 #define MX25_PAD_A13__A13 0x00c 0x22C 0x000 0x00 0x000
20 #define MX25_PAD_A13__GPIO_4_1 0x00c 0x22C 0x000 0x05 0x000
21 #define MX25_PAD_A13__LCDC_CLS 0x00c 0x22C 0x000 0x07 0x000
23 #define MX25_PAD_A14__A14 0x010 0x230 0x000 0x00 0x000
24 #define MX25_PAD_A14__GPIO_2_0 0x010 0x230 0x000 0x05 0x000
25 #define MX25_PAD_A14__SIM1_CLK1 0x010 0x230 0x000 0x06 0x000
26 #define MX25_PAD_A14__LCDC_SPL 0x010 0x230 0x000 0x07 0x000
28 #define MX25_PAD_A15__A15 0x014 0x234 0x000 0x00 0x000
[all …]
/freebsd/sys/contrib/openzfs/module/icp/asm-x86_64/blake3/
H A Dblake3_sse41.S47 and rsp, 0xFFFFFFFFFFFFFFC0
50 pshufd xmm0, xmm0, 0x00
51 movdqa xmmword ptr [rsp+0x130], xmm0
55 movdqa xmmword ptr [rsp+0x150], xmm0
57 pshufd xmm0, xmm0, 0x00
59 movdqa xmmword ptr [rsp+0x110], xmm0
65 pshufd xmm2, xmm2, 0x00
67 movdqa xmmword ptr [rsp+0x120], xmm2
68 mov rbx, qword ptr [rbp+0x50]
71 movzx r13d, byte ptr [rbp+0x38]
[all …]
H A Dblake3_sse2.S47 and rsp, 0xFFFFFFFFFFFFFFC0
50 pshufd xmm0, xmm0, 0x00
51 movdqa xmmword ptr [rsp+0x130], xmm0
55 movdqa xmmword ptr [rsp+0x150], xmm0
57 pshufd xmm0, xmm0, 0x00
59 movdqa xmmword ptr [rsp+0x110], xmm0
65 pshufd xmm2, xmm2, 0x00
67 movdqa xmmword ptr [rsp+0x120], xmm2
68 mov rbx, qword ptr [rbp+0x50]
71 movzx r13d, byte ptr [rbp+0x38]
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Support/BLAKE3/
H A Dblake3_sse41_x86-64_unix.S55 and rsp, 0xFFFFFFFFFFFFFFC0
58 pshufd xmm0, xmm0, 0x00
59 movdqa xmmword ptr [rsp+0x130], xmm0
63 movdqa xmmword ptr [rsp+0x150], xmm0
65 pshufd xmm0, xmm0, 0x00
67 movdqa xmmword ptr [rsp+0x110], xmm0
73 pshufd xmm2, xmm2, 0x00
75 movdqa xmmword ptr [rsp+0x120], xmm2
76 mov rbx, qword ptr [rbp+0x50]
79 movzx r13d, byte ptr [rbp+0x38]
[all …]
/freebsd/sys/contrib/device-tree/Bindings/media/
H A Dti,vpe.yaml53 reg = <0x489d0000 0x120>,
54 <0x489d0700 0x80>,
55 <0x489d5700 0x18>,
56 <0x489dd000 0x400>;
/freebsd/sys/contrib/device-tree/Bindings/pinctrl/
H A Damlogic,meson-pinctrl-g12a-periphs.yaml24 "^bank@[0-9a-f]+$":
57 reg = <0x40 0x4c>,
58 <0xe8 0x18>,
59 <0x120 0x18>,
60 <0x2c0 0x40>,
61 <0x340 0x1c>;
65 gpio-ranges = <&periphs_pinctrl 0 0 86>;
/freebsd/sys/contrib/device-tree/Bindings/clock/
H A Dat91-clock.txt16 - #clock-cells : shall be 1 for "microchip,sam9x60-sckc" otherwise shall be 0.
26 reg = <0xfffffe50 0x4>;
28 #clock-cells = <0>;
53 reg = <0xf0018000 0x120>;

123456789