Home
last modified time | relevance | path

Searched +full:0 +full:x10027000 (Results 1 – 5 of 5) sorted by relevance

/linux/Documentation/devicetree/bindings/clock/
H A Dimx21-clock.yaml40 reg = <0x10027000 0x800>;
H A Dimx27-clock.yaml43 reg = <0x10027000 0x1000>;
/linux/drivers/clk/imx/
H A Dclk-imx27.c15 #define MX27_CCM_BASE_ADDR 0x10027000
16 #define MX27_GPT1_BASE_ADDR 0x10003000
22 #define CCM_CSCR (ccm + 0x00)
23 #define CCM_MPCTL0 (ccm + 0x04)
24 #define CCM_MPCTL1 (ccm + 0x08)
25 #define CCM_SPCTL0 (ccm + 0x0c)
26 #define CCM_SPCTL1 (ccm + 0x10)
27 #define CCM_PCDR0 (ccm + 0x18)
28 #define CCM_PCDR1 (ccm + 0x1c)
29 #define CCM_PCCR0 (ccm + 0x20)
[all …]
/linux/arch/arm/boot/dts/nxp/imx/
H A Dimx27.dtsi47 reg = <0x10040000 0x1000>;
53 #clock-cells = <0>;
59 #size-cells = <0>;
62 cpu: cpu@0 {
64 reg = <0>;
88 reg = <0x10000000 0x20000>;
93 reg = <0x10001000 0x1000>;
104 reg = <0x10002000 0x1000>;
111 reg = <0x10003000 0x1000>;
120 reg = <0x10004000 0x1000>;
[all …]
/linux/arch/arm64/boot/dts/mediatek/
H A Dmt8192.dtsi36 #clock-cells = <0>;
45 #clock-cells = <0>;
52 #clock-cells = <0>;
59 #size-cells = <0>;
61 cpu0: cpu@0 {
64 reg = <0x000>;
75 performance-domains = <&performance 0>;
83 reg = <0x100>;
94 performance-domains = <&performance 0>;
102 reg = <0x200>;
[all …]