Home
last modified time | relevance | path

Searched +full:0 +full:x10020000 (Results 1 – 25 of 37) sorted by relevance

12

/freebsd/sys/contrib/device-tree/Bindings/clock/
H A Dlsi,axm5516-clks.txt18 reg = <0x20 0x10020000 0 0x20000>;
23 reg = <0x20 0x10080000 0 0x1000>;
H A Dlsi,axm5516-clks.yaml41 reg = <0x20 0x10020000 0x20000>;
/freebsd/sys/contrib/device-tree/Bindings/media/
H A Dmediatek-vpu.txt25 reg = <0 0x10020000 0 0x30000>,
26 <0 0x10050000 0 0x100>;
H A Dsamsung,exynos4212-fimc-is.yaml85 "^pmu@[0-9a-f]+$":
100 "^i2c-isp@[0-9a-f]+$":
122 pinctrl-0: true
154 reg = <0x12000000 0x260000>;
198 reg = <0x12140000 0x100>;
201 pinctrl-0 = <&fimc_is_i2c1>;
204 #size-cells = <0>;
208 reg = <0x1
[all...]
H A Dsamsung,fimc.yaml34 The clock specifier cell stores an index of a clock: 0, 1 for
78 "^csis@[0-9a-f]+$":
83 "^fimc@[0-9a-f]+$":
88 "^fimc-is@[0-9a-f]+$":
93 "^fimc-lite@[0-9a-f]+$":
121 ranges = <0x0 0x0 0xba1000>;
133 pinctrl-0 = <&cam_port_a_clk_active &cam_port_b_clk_active>;
136 fimc@0 {
[all...]
/freebsd/sys/contrib/device-tree/Bindings/pwm/
H A Dpwm-sifive.txt28 reg = <0x0 0x10020000 0x0 0x1000>;
H A Dpwm-sifive.yaml67 reg = <0x10020000 0x1000>;
/freebsd/sys/contrib/device-tree/Bindings/sound/
H A Dingenic,aic.yaml32 const: 0
77 reg = <0x10020000 0x38>;
79 #sound-dai-cells = <0>;
88 dmas = <&dmac 25 0xffffffff>, <&dmac 24 0xffffffff>;
/freebsd/sys/contrib/device-tree/Bindings/pci/
H A Dti,am65-pci-host.yaml70 pattern: '^pcie-phy[0-1]$'
104 reg = <0x5500000 0x1000>,
105 <0x5501000 0x1000>,
106 <0x10000000 0x2000>,
107 <0x5506000 0x1000>;
112 ranges = <0x81000000 0 0 0x10020000 0 0x00010000>,
113 <0x82000000 0 0x10030000 0x10030000 0 0x07FD0000>;
114 ti,syscon-pcie-id = <&scm_conf 0x0210>;
115 ti,syscon-pcie-mode = <&scm_conf 0x4060>;
116 bus-range = <0x0 0xff>;
[all …]
/freebsd/sys/contrib/device-tree/Bindings/display/
H A Darm,pl11x.txt66 arm,pl11x,tft-r0g0b0-pads = <0 8 16>;
68 arm,pl11x,tft-r0g0b0-pads = <16 8 0>;
75 reg = <0x10020000 0x1000>;
77 interrupts = <0 44 4>;
H A Darm,pl11x.yaml106 CLD[23:0] pads are wired up.
122 arm,pl11x,tft-r0g0b0-pads = <0 8 16>;
124 arm,pl11x,tft-r0g0b0-pads = <16 8 0>;
150 reg = <0x10020000 0x1000>;
/freebsd/sys/contrib/device-tree/src/arm/intel/axm/
H A Daxm55xx.dtsi32 #clock-cells = <0>;
38 #clock-cells = <0>;
44 #clock-cells = <0>;
51 reg = <0x20 0x10020000 0 0x20000>;
58 #address-cells = <0>;
60 reg = <0x20 0x01001000 0 0x1000>,
61 <0x20 0x01002000 0 0x2000>,
62 <0x20 0x01004000 0 0x2000>,
63 <0x20 0x01006000 0 0x2000>;
97 reg = <0x20 0x10030000 0 0x2000>;
[all …]
/freebsd/sys/contrib/device-tree/src/arm64/exynos/
H A Dexynos990.dtsi30 #size-cells = <0>;
72 cpu0: cpu@0 {
75 reg = <0x0>;
82 reg = <0x1>;
89 reg = <0x2>;
96 reg = <0x3>;
103 reg = <0x4>;
110 reg = <0x5>;
117 reg = <0x6>;
124 reg = <0x7>;
[all …]
H A Dexynos2200.dtsi32 #clock-cells = <0>;
38 #clock-cells = <0>;
44 #clock-cells = <0>;
50 #size-cells = <0>;
92 cpu0: cpu@0 {
95 reg = <0>;
105 reg = <0x100>;
115 reg = <0x200>;
125 reg = <0x300>;
135 reg = <0x400>;
[all …]
/freebsd/sys/contrib/device-tree/src/mips/ingenic/
H A Djz4740.dtsi12 #size-cells = <0>;
14 cpu0: cpu@0 {
16 compatible = "ingenic,xburst-mxu1.0";
17 reg = <0>;
25 #address-cells = <0>;
33 reg = <0x10001000 0x14>;
44 #clock-cells = <0>;
49 #clock-cells = <0>;
55 reg = <0x10000000 0x100>;
65 reg = <0x10002000 0x1000>;
[all …]
H A Djz4725b.dtsi12 #size-cells = <0>;
14 cpu0: cpu@0 {
16 compatible = "ingenic,xburst-mxu1.0";
17 reg = <0>;
25 #address-cells = <0>;
33 reg = <0x10001000 0x14>;
44 #clock-cells = <0>;
49 #clock-cells = <0>;
55 reg = <0x1000000
[all...]
H A Djz4770.dtsi12 #size-cells = <0>;
14 cpu0: cpu@0 {
16 compatible = "ingenic,xburst-fpu1.0-mxu1.1";
17 reg = <0>;
25 #address-cells = <0>;
33 reg = <0x10001000 0x40>;
44 #clock-cells = <0>;
49 #clock-cells = <0>;
55 reg = <0x1000000
[all...]
H A Dx1000.dtsi13 #size-cells = <0>;
15 cpu0: cpu@0 {
17 compatible = "ingenic,xburst-fpu1.0-mxu1.1";
18 reg = <0>;
26 #address-cells = <0>;
34 reg = <0x10001000 0x50>;
45 #clock-cells = <0>;
50 #clock-cells = <0>;
56 reg = <0x10000000 0x100>;
59 ranges = <0x0 0x10000000 0x100>;
[all …]
/freebsd/sys/contrib/device-tree/src/arm/arm/
H A Dvexpress-v2p-ca9.dts16 arm,hbi = <0x191>;
17 arm,vexpress,site = <0xf>;
38 #size-cells = <0>;
40 A9_0: cpu@0 {
43 reg = <0>;
71 reg = <0x60000000 0x40000000>;
79 /* Chipselect 3 is physically at 0x4c000000 */
83 reg = <0x4c000000 0x00800000>;
90 reg = <0x10020000 0x1000>;
92 interrupts = <0 44 4>;
[all …]
H A Darm-realview-eb.dtsi43 /* 128 MiB memory @ 0x0 */
44 reg = <0x00000000 0x08000000>;
57 #clock-cells = <0>;
63 #clock-cells = <0>;
72 #clock-cells = <0>;
74 clock-frequency = <0>;
80 reg = <0x40000000 0x04000000>;
90 reg = <0x44000000 0x04000000>;
100 reg = <0x4e000000 0x10000>;
110 reg = <0x4f000000 0x20000>;
[all …]
H A Darm-realview-pbx.dtsi44 /* 128 MiB memory @ 0x0 */
45 reg = <0x00000000 0x08000000>;
66 #clock-cells = <0>;
72 #clock-cells = <0>;
78 #clock-cells = <0>;
87 #clock-cells = <0>;
89 clock-frequency = <0>;
95 reg = <0x40000000 0x04000000>;
105 reg = <0x44000000 0x04000000>;
115 reg = <0x4e000000 0x10000>;
[all …]
/freebsd/sys/contrib/device-tree/src/riscv/sifive/
H A Dfu540-c000.dtsi24 #size-cells = <0>;
25 cpu0: cpu@0 {
31 reg = <0>;
182 compatible = "sifive,fu540-c000-plic", "sifive,plic-1.0.0";
183 reg = <0x0 0xc000000 0x0 0x4000000>;
184 #address-cells = <0>;
188 <&cpu0_intc 0xfffffff
[all...]
H A Dfu740-c000.dtsi24 #size-cells = <0>;
25 cpu0: cpu@0 {
32 reg = <0x0>;
59 reg = <0x1>;
86 reg = <0x2>;
113 reg = <0x3>;
140 reg = <0x4>;
184 #address-cells = <0>;
185 compatible = "sifive,fu540-c000-plic", "sifive,plic-1.0.0";
186 reg = <0x
[all...]
/freebsd/sys/contrib/device-tree/src/riscv/starfive/
H A Djh7100.dtsi18 #size-cells = <0>;
20 U74_0: cpu@0 {
22 reg = <0>;
118 #clock-cells = <0>;
121 clock-frequency = <0>;
126 #clock-cells = <0>;
129 clock-frequency = <0>;
134 #clock-cells = <0>;
137 clock-frequency = <0>;
142 #clock-cells = <0>;
[all …]
/freebsd/sys/contrib/device-tree/src/powerpc/
H A Dakebono.dts14 /memreserve/ 0x01f00000 0x00100000; // spin table
21 dcr-parent = <&{/cpus/cpu@0}>;
29 #size-cells = <0>;
31 cpu@0 {
34 reg = <0>;
59 cpu-release-addr = <0x0 0x01f00000>;
65 reg = <0x0 0x0 0x0 0x0>; // filled in by zImage
71 dcr-reg = <0xffc00000 0x00040000>;
72 #address-cells = <0>;
73 #size-cells = <0>;
[all …]

12