Home
last modified time | relevance | path

Searched +full:0 +full:x0fffc000 (Results 1 – 6 of 6) sorted by relevance

/linux/arch/arm/mach-imx/
H A Dhardware.h21 (addr) - (module ## _BASE_ADDR) + (module ## _BASE_ADDR_VIRT) : 0)
35 * whole address space to [0xf4000000, 0xf5ffffff]. So [0xf6000000,0xfeffffff]
41 * IO 0x00200000+0x100000 -> 0xf4000000+0x100000
43 * AIPI 0x10000000+0x100000 -> 0xf4400000+0x100000
44 * SAHB1 0x80000000+0x100000 -> 0xf5000000+0x100000
45 * X_MEMC 0xdf000000+0x004000 -> 0xf5f00000+0x004000
47 * AIPS1 0x43f00000+0x100000 -> 0xf5300000+0x100000
48 * AIPS2 0x53f00000+0x100000 -> 0xf5700000+0x100000
49 * AVIC 0x68000000+0x100000 -> 0xf5800000+0x100000
51 * AIPI 0x10000000+0x100000 -> 0xf4400000+0x100000
[all …]
/linux/Documentation/devicetree/bindings/interrupt-controller/
H A Dfsl,tzic.yaml45 reg = <0x0fffc000 0x4000>;
/linux/arch/arm/boot/dts/nxp/imx/
H A Dimx50.dtsi48 #size-cells = <0>;
49 cpu@0 {
52 reg = <0x0>;
60 reg = <0x0fffc000 0x4000>;
66 #clock-cells = <0>;
72 #clock-cells = <0>;
78 #clock-cells = <0>;
79 clock-frequency = <0>;
84 #clock-cells = <0>;
89 usbphy0: usbphy-0 {
[all …]
H A Dimx53.dtsi51 #size-cells = <0>;
52 cpu0: cpu@0 {
55 reg = <0x0>;
84 reg = <0x0fffc000 0x4000>;
90 #clock-cells = <0>;
96 #clock-cells = <0>;
102 #clock-cells = <0>;
103 clock-frequency = <0>;
108 #clock-cells = <0>;
119 usbphy0: usbphy-0 {
[all …]
/linux/drivers/net/wireless/realtek/rtw89/
H A Drtw8852b_common.c15 {0x4580, 0x0000ffff, 0x0},
16 {0x4580, 0xffff0000, 0x0},
17 {0x4584, 0x0000ffff, 0x0},
18 {0x4584, 0xffff0000, 0x0},
19 {0x4580, 0x0000ffff, 0x1},
20 {0x4578, 0x00ffffff, 0x2018b},
21 {0x4570, 0x03ffffff, 0x7},
22 {0x4574, 0x03ffffff, 0x32407},
23 {0x45b8, 0x00000010, 0x0},
24 {0x45b8, 0x00000100, 0x0},
[all …]
/linux/drivers/net/wireless/ath/ath9k/
H A Dreg.h22 #define AR_CR 0x0008
23 #define AR_CR_RXE(_ah) (AR_SREV_9300_20_OR_LATER(_ah) ? 0x0000000c : 0x00000004)
24 #define AR_CR_RXD 0x00000020
25 #define AR_CR_SWI 0x00000040
27 #define AR_RXDP 0x000C
29 #define AR_CFG 0x0014
30 #define AR_CFG_SWTD 0x00000001
31 #define AR_CFG_SWTB 0x00000002
32 #define AR_CFG_SWRD 0x00000004
33 #define AR_CFG_SWRB 0x00000008
[all …]