Home
last modified time | relevance | path

Searched +full:0 +full:x0c00 (Results 1 – 25 of 86) sorted by relevance

1234

/freebsd/sys/contrib/openzfs/tests/zfs-tests/tests/functional/vdev_disk/
H A Dpage_alignment.c65 * physical (order-0) page boundary, as the kernel expects to be able in vdev_disk_check_alignment_cb()
104 return (0); in vdev_disk_check_alignment_cb()
125 512, 0x1000, {
126 { 0x0, 0x1000 },
130 512, 0x400, {
131 { 0x0, 0x1000 },
135 512, 0x400, {
136 { 0x0c00, 0x0400 },
140 512, 0x400, {
141 { 0x0200, 0x0e00 },
[all …]
/freebsd/sys/contrib/device-tree/Bindings/phy/
H A Dphy-mtk-tphy.txt5 controllers on MediaTek SoCs, such as, USB2.0, USB3.0, PCIe, and SATA.
23 the child's base address to 0, the physical address
72 reg = <0 0x11290000 0 0x800>;
78 reg = <0 0x11290800 0 0x100>;
85 reg = <0 0x11290800 0 0x700>;
92 reg = <0 0x11291000 0 0x100>;
113 phy-names = "usb2-0", "usb3-0";
122 shared 0x0000 SPLLC
123 0x0100 FMREG
124 u2 port0 0x0800 U2PHY_COM
[all …]
H A Dmediatek,tphy.yaml15 controllers on MediaTek SoCs, includes USB2.0, USB3.0, PCIe and SATA.
22 shared 0x0000 SPLLC
23 0x0100 FMREG
24 u2 port0 0x0800 U2PHY_COM
25 u3 port0 0x0900 U3PHYD
26 0x0a00 U3PHYD_BANK2
27 0x0b00 U3PHYA
28 0x0c00 U3PHYA_DA
29 u2 port1 0x1000 U2PHY_COM
30 u3 port1 0x1100 U3PHYD
[all …]
/freebsd/lib/msun/i387/
H A Ds_trunc.S14 orw $0x0c00,%dx /* round towards -oo */
H A Ds_truncf.S14 orw $0x0c00,%dx /* round towards -oo */
H A Ds_truncl.S14 orw $0x0c00,%dx /* round towards -oo */
/freebsd/sys/arm64/include/
H A Dcmn600_reg.h34 #define CMN600_COMMON_PMU_EVENT_SEL 0x2000 /* rw */
36 #define CMN600_COMMON_PMU_EVENT_SEL_OCC_MASK (0x7UL << 32)
68 #define POR_CFGM_NODE_INFO 0x0000 /* ro */
69 #define POR_CFGM_NODE_INFO_LOGICAL_ID_MASK 0xffff00000000UL
71 #define POR_CFGM_NODE_INFO_NODE_ID_MASK 0xffff0000
73 #define POR_CFGM_NODE_INFO_NODE_TYPE_MASK 0xffff
74 #define POR_CFGM_NODE_INFO_NODE_TYPE_SHIFT 0
76 #define NODE_ID_SUB_MASK 0x3
77 #define NODE_ID_SUB_SHIFT 0
78 #define NODE_ID_PORT_MASK 0x4
[all …]
/freebsd/contrib/llvm-project/compiler-rt/lib/builtins/i386/
H A Dfp_mode.c3 // Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
11 #define X87_TONEAREST 0x0000
12 #define X87_DOWNWARD 0x0400
13 #define X87_UPWARD 0x0800
14 #define X87_TOWARDZERO 0x0c00
20 __asm__ __volatile__ ("fnstcw %0" : "=m" (cw)); in __fe_getround()
38 return 0; in __fe_raise_inexact()
/freebsd/sys/dev/sound/pci/
H A Dallegro_code.h55 0x7980, 0x0030, 0x7980, 0x03B4, 0x7980, 0x03B4, 0x7980, 0x00FB, 0x7980,
56 0x00DD, 0x7980, 0x03B4, 0x7980, 0x0332, 0x7980, 0x0287, 0x7980, 0x03B4,
57 0x7980, 0x03B4, 0x7980, 0x03B4, 0x7980, 0x03B4, 0x7980, 0x031A, 0x7980,
58 0x03B4, 0x7980, 0x022F, 0x7980, 0x03B4, 0x7980, 0x03B4, 0x7980, 0x03B4,
59 0x7980, 0x03B4, 0x7980, 0x03B4, 0x7980, 0x0063, 0x7980, 0x006B, 0x7980,
60 0x03B4, 0x7980, 0x03B4, 0xBF80, 0x2C7C, 0x8806, 0x8804, 0xBE40, 0xBC20,
61 0xAE09, 0x1000, 0xAE0A, 0x0001, 0x6938, 0xEB08, 0x0053, 0x695A, 0xEB08,
62 0x00D6, 0x0009, 0x8B88, 0x6980, 0xE388, 0x0036, 0xBE30, 0xBC20, 0x6909,
63 0xB801, 0x9009, 0xBE41, 0xBE41, 0x6928, 0xEB88, 0x0078, 0xBE41, 0xBE40,
64 0x7980, 0x0038, 0xBE41, 0xBE41, 0x903A, 0x6938, 0xE308, 0x0056, 0x903A,
[all …]
/freebsd/sys/contrib/device-tree/Bindings/mmc/
H A Dcavium-mmc.txt34 reg = <0x0c00 0 0 0 0>; /* DEVFN = 0x0c (1:4) */
36 #size-cells = <0>;
39 mmc-slot@0 {
41 reg = <0>;
/freebsd/sys/contrib/device-tree/Bindings/media/
H A Dqcom,sc7180-venus.yaml103 reg = <0x0aa00000 0xff000>;
115 iommus = <&apps_smmu 0x0c00 0x60>;
/freebsd/sys/dev/videomode/
H A Dediddevs93 * the ASCII descriptor type 0xFC, so for monitors using that block, this
100 product DEL ULTRASCAN14XE_REVA 0x139A Ultrascan 14XE
101 product DEL ULTRASCAN14XE_REVB 0x139B Ultrascan 14XE
104 product VSC 17GS 0x0c00 17GS
105 product VSC 17PS 0x0c0f 17PS
H A Dediddevs.h87 * the ASCII descriptor type 0xFC, so for monitors using that block, this
94 #define EDID_PRODUCT_DEL_ULTRASCAN14XE_REVA 0x139A /* Ultrascan 14XE */
95 #define EDID_PRODUCT_DEL_ULTRASCAN14XE_REVB 0x139B /* Ultrascan 14XE */
98 #define EDID_PRODUCT_VSC_17GS 0x0c00 /* 17GS */
99 #define EDID_PRODUCT_VSC_17PS 0x0c0f /* 17PS */
/freebsd/sys/dev/mii/
H A Dbrgphy.c74 #define BRGPHY_5706S 0x0001
75 #define BRGPHY_5708S 0x0002
76 #define BRGPHY_NOANWAIT 0x0004
77 #define BRGPHY_5709S 0x0008
96 DRIVER_MODULE(brgphy, miibus, brgphy_driver, 0, 0);
175 { 0x57081021, "IBM eServer BladeCenter HS21" },
176 { 0x57081011, "IBM eServer BladeCenter HS21 -[8853PAU]-" },
185 found = 0; in detect_hs21()
189 for (i = 0; i < nitems(hs21_type_lists); i++) { in detect_hs21()
192 strlen(hs21_type_lists[i].prod)) == 0) { in detect_hs21()
[all …]
H A Dciphyreg.h44 #define CIPHY_MII_BMCR 0x00
45 #define CIPHY_BMCR_RESET 0x8000
46 #define CIPHY_BMCR_LOOP 0x4000
47 #define CIPHY_BMCR_SPD0 0x2000 /* speed select, lower bit */
48 #define CIPHY_BMCR_AUTOEN 0x1000 /* Autoneg enabled */
49 #define CIPHY_BMCR_PDOWN 0x0800 /* Power down */
50 #define CIPHY_BMCR_STARTNEG 0x0200 /* Restart autoneg */
51 #define CIPHY_BMCR_FDX 0x0100 /* Duplex mode */
52 #define CIPHY_BMCR_CTEST 0x0080 /* Collision test enable */
53 #define CIPHY_BMCR_SPD1 0x0040 /* Speed select, upper bit */
[all …]
/freebsd/sys/arm/arm/
H A Dgic_common.h43 #define GIC_BUS_UNKNOWN 0
53 #define GIC_FIRST_SGI 0 /* Irqs 0-15 are SGIs/IPIs. */
62 #define GICD_CTLR 0x0000 /* v1 ICDDCR */
63 #define GICD_TYPER 0x0004 /* v1 ICDICTR */
64 #define GICD_TYPER_ITLINESNUM_MASK 0x1f
65 #define GICD_TYPER_I_NUM(n) ((((n) & 0x1F) + 1) * 32)
66 #define GICD_IIDR 0x0008 /* v1 ICDIIDR */
68 #define GICD_IIDR_PROD_MASK 0xff000000
72 #define GICD_IIDR_VAR_MASK 0x000f0000
76 #define GICD_IIDR_REV_MASK 0x0000f000
[all …]
/freebsd/sys/powerpc/include/
H A Dtrap.h39 #define EXC_RSVD 0x0000 /* Reserved */
40 #define EXC_RST 0x0100 /* Reset; all but IBM4xx */
41 #define EXC_MCHK 0x0200 /* Machine Check */
42 #define EXC_DSI 0x0300 /* Data Storage Interrupt */
43 #define EXC_DSE 0x0380 /* Data Segment Interrupt */
44 #define EXC_ISI 0x0400 /* Instruction Storage Interrupt */
45 #define EXC_ISE 0x0480 /* Instruction Segment Interrupt */
46 #define EXC_EXI 0x0500 /* External Interrupt */
47 #define EXC_ALI 0x0600 /* Alignment Interrupt */
48 #define EXC_PGM 0x0700 /* Program Interrupt */
[all …]
/freebsd/crypto/openssl/crypto/bf/asm/
H A Dbf-586.pl10 $0 =~ m/(.*[\/\\])[^\/\\]+$/; $dir=$1;
17 &asm_init($ARGV[0],$ARGV[$#ARGV] eq "386");
30 &BF_encrypt("BF_decrypt",0);
46 &mov($tmp2,&wparam(0));
52 &mov($L,&DWP(0,$tmp2,"",0));
53 &mov($R,&DWP(4,$tmp2,"",0));
61 &mov($tmp2,&DWP(0,$P,"",0));
65 for ($i=0; $i<$BF_ROUNDS; $i+=2)
75 # &mov($tmp1,&wparam(0)); In last loop
76 &mov($tmp4,&DWP(($BF_ROUNDS+1)*4,$P,"",0));
[all …]
/freebsd/sys/contrib/device-tree/src/arm/nvidia/
H A Dtegra30-cpu-opp.dtsi10 opp-supported-hw = <0x1F 0x31FE>;
16 opp-supported-hw = <0x1F 0x0C01>;
22 opp-supported-hw = <0x1F 0x0200>;
28 opp-supported-hw = <0x1F 0x31FE>;
34 opp-supported-hw = <0x1F 0x0C01>;
40 opp-supported-hw = <0x1F 0x0200>;
46 opp-supported-hw = <0x1F 0x31FE>;
53 opp-supported-hw = <0x1F 0x0C01>;
60 opp-supported-hw = <0x1F 0x0200>;
67 opp-supported-hw = <0x1F 0x0C00>;
[all …]
/freebsd/sys/dev/bxe/
H A Decore_reg.h35 (0x1<<0)
37 (0x1<<2)
39 (0x1<<5)
41 (0x1<<3)
43 (0x1<<4)
45 (0x1<<1)
47 0x1100bcUL
49 0x1101c0UL
51 0x1101d8UL
53 0x1101d0UL
[all …]
/freebsd/sys/dev/etherswitch/e6000sw/
H A De6000swreg.h44 #define MV88E6141 0x3400
45 #define MV88E6341 0x3410
46 #define MV88E6352 0x3520
47 #define MV88E6172 0x1720
48 #define MV88E6176 0x1760
49 #define MV88E6190 0x1900
52 #define MVSWITCH_MULTICHIP(_sc) ((_sc)->sw_addr != 0)
57 #define REG_GLOBAL 0x1b
58 #define REG_GLOBAL2 0x1c
59 #define REG_PORT(_sc, p) ((MVSWITCH((_sc), MV88E6190) ? 0 : 0x10) + (p))
[all …]
/freebsd/contrib/less/
H A Dcompose.uni2 { 0x0300, 0x036f }, /* Mn */
3 { 0x0483, 0x0487 }, /* Mn */
4 { 0x0488, 0x0489 }, /* Me */
5 { 0x0591, 0x05bd }, /* Mn */
6 { 0x05bf, 0x05b
[all...]
/freebsd/sys/contrib/device-tree/src/arm64/synaptics/
H A Dberlin4ct.dtsi27 #size-cells = <0>;
29 cpu0: cpu@0 {
32 reg = <0x0>;
41 reg = <0x1>;
50 reg = <0x2>;
59 reg = <0x3>;
73 CPU_SLEEP_0: cpu-sleep-0 {
76 arm,psci-suspend-param = <0x0010000>;
86 #clock-cells = <0>;
114 ranges = <0 0 0xf7000000 0x1000000>;
[all …]
/freebsd/lib/msun/x86/
H A Dfenv.h43 #define FE_INVALID 0x01
44 #define FE_DENORMAL 0x02
45 #define FE_DIVBYZERO 0x04
46 #define FE_OVERFLOW 0x08
47 #define FE_UNDERFLOW 0x10
48 #define FE_INEXACT 0x20
53 #define FE_TONEAREST 0x0000
54 #define FE_DOWNWARD 0x0400
55 #define FE_UPWARD 0x0800
56 #define FE_TOWARDZERO 0x0c00
[all …]
/freebsd/sys/contrib/dev/rtw88/
H A Drtw8723d.h14 le32_get_bits(*((__le32 *)(phy_stat) + 0x00), GENMASK(15, 8))
18 le32_get_bits(*((__le32 *)(phy_stat) + 0x00), GENMASK(15, 8))
20 le32_get_bits(*((__le32 *)(phy_stat) + 0x00), GENMASK(23, 16))
22 le32_get_bits(*((__le32 *)(phy_stat) + 0x03), GENMASK(29, 28))
24 le32_get_bits(*((__le32 *)(phy_stat) + 0x01), GENMASK(11, 8))
26 le32_get_bits(*((__le32 *)(phy_stat) + 0x01), GENMASK(15, 12))
28 le32_get_bits(*((__le32 *)(phy_stat) + 0x04), GENMASK(7, 0))
30 le32_get_bits(*((__le32 *)(phy_stat) + 0x05), GENMASK(7, 0))
[all...]

1234