Searched +full:0 +full:x05f00000 (Results 1 – 6 of 6) sorted by relevance
| /freebsd/sys/contrib/device-tree/Bindings/clock/ |
| H A D | qcom,sm6375-dispcc.yaml | 45 reg = <0x05f00000 0x20000>; 48 <&dsi_phy 0>,
|
| /freebsd/sys/contrib/device-tree/src/arm64/hisilicon/ |
| H A D | hi6220-hikey.dts | 32 * 0x05e0,0000 - 0x05ef,ffff: MCU firmware runtime using 33 * 0x05f0,1000 - 0x05f0,1fff: Reboot reason 34 * 0x06df,f000 - 0x06df,ffff: Mailbox message data 35 * 0x0740,f000 - 0x0740,ffff: MCU firmware section 36 * 0x21f0,0000 - 0x21ff,ffff: pstore/ramoops buffer 37 * 0x3e00,0000 - 0x3fff,ffff: OP-TEE 39 memory@0 { 41 reg = <0x00000000 0x00000000 0x00000000 0x05e00000>, 42 <0x00000000 0x05f00000 0x00000000 0x00001000>, 43 <0x00000000 0x05f02000 0x00000000 0x00efd000>, [all …]
|
| /freebsd/sys/contrib/device-tree/src/arm64/qcom/ |
| H A D | sm6125.dtsi | 25 #clock-cells = <0>; 31 #clock-cells = <0>; 39 #size-cells = <0>; 41 cpu0: cpu@0 { 44 reg = <0x0 0x0>; 58 reg = <0x0 0x1>; 67 reg = <0x0 0x2>; 76 reg = <0x0 0x3>; 85 reg = <0x0 0x100>; 99 reg = <0x0 0x101>; [all …]
|
| H A D | qcm2290.dtsi | 32 #clock-cells = <0>; 38 #clock-cells = <0>; 44 #size-cells = <0>; 46 cpu0: cpu@0 { 49 reg = <0x0 0x0>; 50 clocks = <&cpufreq_hw 0>; 55 qcom,freq-domain = <&cpufreq_hw 0>; 68 reg = <0x0 0x1>; 69 clocks = <&cpufreq_hw 0>; 74 qcom,freq-domain = <&cpufreq_hw 0>; [all …]
|
| H A D | sm6115.dtsi | 34 #clock-cells = <0>; 39 #clock-cells = <0>; 45 #size-cells = <0>; 47 cpu0: cpu@0 { 50 reg = <0x0 0x0>; 51 clocks = <&cpufreq_hw 0>; 56 qcom,freq-domain = <&cpufreq_hw 0>; 69 reg = <0x0 0x1>; 70 clocks = <&cpufreq_hw 0>; 75 qcom,freq-domain = <&cpufreq_hw 0>; [all …]
|
| /freebsd/tools/test/iconv/ref/ |
| H A D | UTF-32BE-rev | 1 0x00 = 0x00000000 2 0x01 = 0x01000000 3 0x02 = 0x02000000 4 0x03 = 0x03000000 5 0x04 = 0x04000000 6 0x05 = 0x05000000 7 0x06 = 0x06000000 8 0x07 = 0x07000000 9 0x08 = 0x08000000 10 0x09 = 0x09000000 [all …]
|