Home
last modified time | relevance | path

Searched +full:0 +full:x01c03000 (Results 1 – 8 of 8) sorted by relevance

/linux/Documentation/devicetree/bindings/mtd/
H A Dallwinner,sun4i-a10-nand.yaml55 minimum: 0
74 minimum: 0
97 reg = <0x01c03000 0x1000>;
106 pinctrl-0 = <&nand_pins &nand_cs0_pin &nand_rb0_pin>;
108 #size-cells = <0>;
/linux/Documentation/devicetree/bindings/pci/
H A Dqcom,pcie-sa8775p.yaml101 reg = <0x0 0x01c00000 0x0 0x3000>,
102 <0x0 0x40000000 0x0 0xf20>,
103 <0x0 0x40000f20 0x0 0xa8>,
104 <0x0 0x40001000 0x0 0x4000>,
105 <0x0 0x40100000 0x0 0x100000>,
106 <0x0 0x01c03000 0x0 0x1000>;
108 ranges = <0x01000000 0x0 0x00000000 0x0 0x40200000 0x0 0x100000>,
109 <0x02000000 0x0 0x40300000 0x0 0x40300000 0x0 0x1fd00000>;
111 bus-range = <0x00 0xff>;
113 linux,pci-domain = <0>;
[all …]
H A Dqcom,pcie-sm8250.yaml104 reg = <0 0x01c00000 0 0x3000>,
105 <0 0x60000000 0 0xf1d>,
106 <0 0x60000f20 0 0xa8>,
107 <0 0x60001000 0 0x1000>,
108 <0 0x60100000 0 0x100000>,
109 <0 0x01c03000 0 0x1000>;
111 ranges = <0x01000000 0x0 0x00000000 0x0 0x60200000 0x0 0x100000>,
112 <0x02000000 0x0 0x60300000 0x0 0x60300000 0x0 0x3d00000>;
114 bus-range = <0x00 0xff>;
116 linux,pci-domain = <0>;
[all …]
/linux/arch/arm/boot/dts/qcom/
H A Dqcom-sdx65.dtsi20 qcom,msm-id = <458 0x10000>, <483 0x10000>, <509 0x10000>;
25 reg = <0 0>;
33 #clock-cells = <0>;
40 #clock-cells = <0>;
46 #clock-cells = <0>;
52 #size-cells = <0>;
54 cpu0: cpu@0 {
57 reg = <0x0>;
115 reg = <0x8fcad000 0x40000>;
120 reg = <0x8fcfd000 0x1000>;
[all …]
/linux/arch/arm/boot/dts/allwinner/
H A Dsun5i.dtsi56 #size-cells = <0>;
58 cpu0: cpu@0 {
61 reg = <0x0>;
97 #clock-cells = <0>;
104 #clock-cells = <0>;
119 size = <0x6000000>;
120 alloc-ranges = <0x40000000 0x10000000>;
135 reg = <0x01c00000 0x30>;
140 sram_a: sram@0 {
142 reg = <0x00000000 0xc000>;
[all …]
H A Dsun8i-a23-a33.dtsi91 #size-cells = <0>;
93 cpu0: cpu@0 {
96 reg = <0>;
112 #clock-cells = <0>;
120 #clock-cells = <0>;
136 reg = <0x01c00000 0x30>;
143 reg = <0x01d00000 0x80000>;
146 ranges = <0 0x01d00000 0x80000>;
148 ve_sram: sram-section@0 {
151 reg = <0x000000 0x80000>;
[all …]
H A Dsun4i-a10.dtsi111 #size-cells = <0>;
112 cpu0: cpu@0 {
115 reg = <0x0>;
166 #clock-cells = <0>;
173 #clock-cells = <0>;
199 size = <0x6000000>;
200 alloc-ranges = <0x40000000 0x10000000>;
214 reg = <0x01c00000 0x30>;
219 sram_a: sram@0 {
221 reg = <0x00000000 0xc000>;
[all …]
H A Dsun7i-a20.dtsi101 #size-cells = <0>;
103 cpu0: cpu@0 {
106 reg = <0>;
181 size = <0x6000000>;
182 alloc-ranges = <0x40000000 0x10000000>;
208 #clock-cells = <0>;
215 #clock-cells = <0>;
231 #clock-cells = <0>;
238 #clock-cells = <0>;
245 #clock-cells = <0>;
[all …]