Searched +full:0 +full:x01680000 (Results 1 – 12 of 12) sorted by relevance
| /freebsd/sys/contrib/device-tree/Bindings/interconnect/ |
| H A D | qcom,sar2130p-rpmh.yaml | 105 clk_virt: interconnect-0 { 113 reg = <0x01680000 0x29080>;
|
| /freebsd/sys/contrib/device-tree/src/arm64/qcom/ |
| H A D | msm8998.dtsi | 17 qcom,msm-id = <292 0x0>; 27 reg = <0x0 0x80000000 0x0 0x0>; 36 reg = <0x0 0x85800000 0x0 0x600000>; 41 reg = <0x0 0x85e00000 0x0 0x100000>; 46 reg = <0x0 0x86000000 0x0 0x200000>; 51 reg = <0x0 0x86200000 0x0 0x2d00000>; 57 reg = <0x0 0x88f00000 0x0 0x200000>; 65 reg = <0x0 0x8ab00000 0x0 0x700000>; 70 reg = <0x0 0x8b200000 0x0 0x1a00000>; 75 reg = <0x0 0x8cc00000 0x0 0x7000000>; [all …]
|
| H A D | sm8750.dtsi | 29 #size-cells = <0>; 31 cpu0: cpu@0 { 34 reg = <0x0 0x0>; 50 reg = <0x0 0x100>; 60 reg = <0x0 0x200>; 70 reg = <0x0 0x300>; 80 reg = <0x0 0x400>; 90 reg = <0x0 0x500>; 100 reg = <0x0 0x10000>; 116 reg = <0x0 0x10100>; [all …]
|
| H A D | sar2130p.dtsi | 34 #clock-cells = <0>; 40 #clock-cells = <0>; 47 #size-cells = <0>; 49 cpu0: cpu@0 { 52 reg = <0x0 0x0>; 53 clocks = <&cpufreq_hw 0>; 56 qcom,freq-domain = <&cpufreq_hw 0>; 78 reg = <0x0 0x100>; 79 clocks = <&cpufreq_hw 0>; 82 qcom,freq-domain = <&cpufreq_hw 0>; [all …]
|
| H A D | sm8350.dtsi | 40 #clock-cells = <0>; 48 #clock-cells = <0>; 54 #size-cells = <0>; 56 cpu0: cpu@0 { 59 reg = <0x0 0x0>; 60 clocks = <&cpufreq_hw 0>; 63 qcom,freq-domain = <&cpufreq_hw 0>; 83 reg = <0x0 0x100>; 84 clocks = <&cpufreq_hw 0>; 87 qcom,freq-domain = <&cpufreq_hw 0>; [all …]
|
| H A D | qcs8300.dtsi | 30 #clock-cells = <0>; 36 #clock-cells = <0>; 43 #size-cells = <0>; 45 cpu0: cpu@0 { 48 reg = <0x0 0x0>; 55 qcom,freq-domain = <&cpufreq_hw 0>; 68 reg = <0x0 0x100>; 75 qcom,freq-domain = <&cpufreq_hw 0>; 88 reg = <0x0 0x200>; 108 reg = <0x0 0x300>; [all …]
|
| H A D | sm8450.dtsi | 40 #clock-cells = <0>; 46 #clock-cells = <0>; 53 #size-cells = <0>; 55 cpu0: cpu@0 { 58 reg = <0x0 0x0>; 63 qcom,freq-domain = <&cpufreq_hw 0>; 65 clocks = <&cpufreq_hw 0>; 82 reg = <0x0 0x100>; 87 qcom,freq-domain = <&cpufreq_hw 0>; 89 clocks = <&cpufreq_hw 0>; [all …]
|
| H A D | sm8550.dtsi | 40 #clock-cells = <0>; 45 #clock-cells = <0>; 49 #clock-cells = <0>; 57 #clock-cells = <0>; 67 #size-cells = <0>; 69 cpu0: cpu@0 { 72 reg = <0 0>; 73 clocks = <&cpufreq_hw 0>; 78 qcom,freq-domain = <&cpufreq_hw 0>; 98 reg = <0 0x100>; [all …]
|
| H A D | sc7280.dtsi | 83 #clock-cells = <0>; 89 #clock-cells = <0>; 100 reg = <0x0 0x004cd000 0x0 0x1000>; 104 reg = <0x0 0x80000000 0x0 0x600000>; 109 reg = <0x0 0x80600000 0x0 0x200000>; 114 reg = <0x0 0x80800000 0x0 0x60000>; 119 reg = <0x0 0x80860000 0x0 0x20000>; 125 reg = <0x0 0x80884000 0x0 0x10000>; 130 reg = <0x0 0x808ff000 0x0 0x1000>; 135 reg = <0x0 0x80900000 0x0 0x200000>; [all …]
|
| H A D | x1e80100.dtsi | 37 #clock-cells = <0>; 43 #clock-cells = <0>; 48 #clock-cells = <0>; 57 #clock-cells = <0>; 67 #size-cells = <0>; 69 cpu0: cpu@0 { 72 reg = <0x0 0x0>; 75 power-domains = <&cpu_pd0>, <&scmi_dvfs 0>; 89 reg = <0x0 0x100>; 92 power-domains = <&cpu_pd1>, <&scmi_dvfs 0>; [all …]
|
| H A D | sm8650.dtsi | 42 #clock-cells = <0>; 47 #clock-cells = <0>; 52 #clock-cells = <0>; 61 #clock-cells = <0>; 71 #size-cells = <0>; 73 cpu0: cpu@0 { 76 reg = <0 0>; 78 clocks = <&cpufreq_hw 0>; 88 qcom,freq-domain = <&cpufreq_hw 0>; 118 reg = <0 0x100>; [all …]
|
| /freebsd/tools/test/iconv/ref/ |
| H A D | UTF-32BE-rev | 1 0x00 = 0x00000000 2 0x01 = 0x01000000 3 0x02 = 0x02000000 4 0x03 = 0x03000000 5 0x04 = 0x04000000 6 0x05 = 0x05000000 7 0x06 = 0x06000000 8 0x07 = 0x07000000 9 0x08 = 0x08000000 10 0x09 = 0x09000000 [all …]
|