| /freebsd/sys/contrib/device-tree/Bindings/soc/qcom/ |
| H A D | qcom,geni-se.yaml | 67 "spi@[0-9a-f]+$": 75 "i2c@[0-9a-f]+$": 80 "serial@[0-9a-f]+$": 104 "spi@[0-9a-f]+$": false 105 "serial@[0-9a-f]+$": false 131 reg = <0 0x008c0000 0 0x600 [all...] |
| /freebsd/contrib/file/magic/Magdir/ |
| H A D | netbsd | 12 0 name netbsd-detail 14 >4 lelong >0 \b+T=%d 15 >8 lelong >0 \b+D=%d 16 >12 lelong >0 \b+B=%d 17 >16 lelong >0 \b+S=%d 18 >24 lelong >0 \b+TR=%d 19 >28 lelong >0 \b+TD=%d 21 0 name netbsd-4096 22 >0 byte &0x80 26 >0 byte ^0x80 executable [all …]
|
| /freebsd/sys/contrib/openzfs/module/icp/asm-x86_64/aes/ |
| H A D | aestab2.h | 50 0x00000001, 0x00000002, 0x00000004, 0x00000008, 51 0x00000010, 0x00000020, 0x00000040, 0x00000080, 52 0x0000001b, 0x00000036 58 0x00000063, 0x0000007c, 0x00000077, 0x0000007b, 59 0x000000f2, 0x0000006b, 0x0000006f, 0x000000c5, 60 0x00000030, 0x00000001, 0x00000067, 0x0000002b, 61 0x000000fe, 0x000000d7, 0x000000ab, 0x00000076, 62 0x000000ca, 0x00000082, 0x000000c9, 0x0000007d, 63 0x000000fa, 0x00000059, 0x00000047, 0x000000f0, 64 0x000000ad, 0x000000d4, 0x000000a2, 0x000000af, [all …]
|
| /freebsd/sys/contrib/device-tree/src/arm64/qcom/ |
| H A D | sdm670.dtsi | 33 #size-cells = <0>; 35 CPU0: cpu@0 { 38 reg = <0x0 0x0>; 42 qcom,freq-domain = <&cpufreq_hw 0>; 65 reg = <0x0 0x100>; 69 qcom,freq-domain = <&cpufreq_hw 0>; 87 reg = <0x0 0x200>; 91 qcom,freq-domain = <&cpufreq_hw 0>; 109 reg = <0x0 0x300>; 113 qcom,freq-domain = <&cpufreq_hw 0>; [all …]
|
| H A D | sm6350.dtsi | 32 #clock-cells = <0>; 40 #clock-cells = <0>; 46 #size-cells = <0>; 48 CPU0: cpu@0 { 51 reg = <0x0 0x0>; 52 clocks = <&cpufreq_hw 0>; 57 qcom,freq-domain = <&cpufreq_hw 0>; 81 reg = <0x0 0x100>; 82 clocks = <&cpufreq_hw 0>; 87 qcom,freq-domain = <&cpufreq_hw 0>; [all …]
|
| H A D | msm8996.dtsi | 29 #clock-cells = <0>; 36 #clock-cells = <0>; 44 #size-cells = <0>; 46 CPU0: cpu@0 { 49 reg = <0x0 0x0>; 53 clocks = <&kryocc 0>; 68 reg = <0x0 0x1>; 72 clocks = <&kryocc 0>; 82 reg = <0x0 0x100>; 101 reg = <0x0 0x101>; [all …]
|
| H A D | sc8180x.dtsi | 29 #clock-cells = <0>; 35 #clock-cells = <0>; 43 #size-cells = <0>; 45 CPU0: cpu@0 { 48 reg = <0x0 0x0>; 52 qcom,freq-domain = <&cpufreq_hw 0>; 59 clocks = <&cpufreq_hw 0>; 77 reg = <0x0 0x100>; 81 qcom,freq-domain = <&cpufreq_hw 0>; 88 clocks = <&cpufreq_hw 0>; [all …]
|
| H A D | sm8350.dtsi | 38 #clock-cells = <0>; 46 #clock-cells = <0>; 52 #size-cells = <0>; 54 CPU0: cpu@0 { 57 reg = <0x0 0x0>; 58 clocks = <&cpufreq_hw 0>; 61 qcom,freq-domain = <&cpufreq_hw 0>; 81 reg = <0x0 0x100>; 82 clocks = <&cpufreq_hw 0>; 85 qcom,freq-domain = <&cpufreq_hw 0>; [all …]
|
| H A D | sc7180.dtsi | 66 #clock-cells = <0>; 72 #clock-cells = <0>; 78 #size-cells = <0>; 80 CPU0: cpu@0 { 83 reg = <0x0 0x0>; 84 clocks = <&cpufreq_hw 0>; 95 qcom,freq-domain = <&cpufreq_hw 0>; 112 reg = <0x0 0x100>; 113 clocks = <&cpufreq_hw 0>; 124 qcom,freq-domain = <&cpufreq_hw 0>; [all …]
|
| H A D | sm8150.dtsi | 34 #clock-cells = <0>; 41 #clock-cells = <0>; 49 #size-cells = <0>; 51 CPU0: cpu@0 { 54 reg = <0x0 0x0>; 55 clocks = <&cpufreq_hw 0>; 60 qcom,freq-domain = <&cpufreq_hw 0>; 62 interconnects = <&gem_noc MASTER_AMPSS_M0 0 &mc_virt SLAVE_EBI_CH0 0>, 83 reg = <0x0 0x100>; 84 clocks = <&cpufreq_hw 0>; [all …]
|
| H A D | sa8775p.dtsi | 27 #clock-cells = <0>; 32 #clock-cells = <0>; 38 #size-cells = <0>; 40 CPU0: cpu@0 { 43 reg = <0x0 0x0>; 45 qcom,freq-domain = <&cpufreq_hw 0>; 65 reg = <0x0 0x100>; 67 qcom,freq-domain = <&cpufreq_hw 0>; 82 reg = <0x0 0x200>; 84 qcom,freq-domain = <&cpufreq_hw 0>; [all …]
|
| H A D | sm8550.dtsi | 38 #clock-cells = <0>; 43 #clock-cells = <0>; 47 #clock-cells = <0>; 55 #clock-cells = <0>; 65 #size-cells = <0>; 67 CPU0: cpu@0 { 70 reg = <0 0>; 71 clocks = <&cpufreq_hw 0>; 76 qcom,freq-domain = <&cpufreq_hw 0>; 96 reg = <0 0x100>; [all …]
|
| H A D | sm8450.dtsi | 39 #clock-cells = <0>; 45 #clock-cells = <0>; 52 #size-cells = <0>; 54 CPU0: cpu@0 { 57 reg = <0x0 0x0>; 62 qcom,freq-domain = <&cpufreq_hw 0>; 64 clocks = <&cpufreq_hw 0>; 81 reg = <0x0 0x100>; 86 qcom,freq-domain = <&cpufreq_hw 0>; 88 clocks = <&cpufreq_hw 0>; [all …]
|
| H A D | sdm845.dtsi | 78 #clock-cells = <0>; 85 #clock-cells = <0>; 92 #size-cells = <0>; 94 CPU0: cpu@0 { 97 reg = <0x0 0x0>; 98 clocks = <&cpufreq_hw 0>; 102 qcom,freq-domain = <&cpufreq_hw 0>; 126 reg = <0x0 0x100>; 127 clocks = <&cpufreq_hw 0>; 131 qcom,freq-domain = <&cpufreq_hw 0>; [all …]
|
| H A D | sm8650.dtsi | 40 #clock-cells = <0>; 45 #clock-cells = <0>; 50 #clock-cells = <0>; 59 #clock-cells = <0>; 69 #size-cells = <0>; 71 CPU0: cpu@0 { 74 reg = <0 0>; 76 clocks = <&cpufreq_hw 0>; 86 qcom,freq-domain = <&cpufreq_hw 0>; 107 reg = <0 0x100>; [all …]
|
| H A D | sc8280xp.dtsi | 33 #clock-cells = <0>; 38 #clock-cells = <0>; 45 #size-cells = <0>; 47 CPU0: cpu@0 { 50 reg = <0x0 0x0>; 51 clocks = <&cpufreq_hw 0>; 58 qcom,freq-domain = <&cpufreq_hw 0>; 78 reg = <0x0 0x100>; 79 clocks = <&cpufreq_hw 0>; 86 qcom,freq-domain = <&cpufreq_hw 0>; [all …]
|
| H A D | x1e80100.dtsi | 36 #clock-cells = <0>; 42 #clock-cells = <0>; 47 #clock-cells = <0>; 56 #clock-cells = <0>; 66 #size-cells = <0>; 68 CPU0: cpu@0 { 71 reg = <0x0 0x0>; 88 reg = <0x0 0x100>; 99 reg = <0x0 0x200>; 110 reg = <0x0 0x300>; [all …]
|
| H A D | sm8250.dtsi | 80 #clock-cells = <0>; 88 #clock-cells = <0>; 94 #size-cells = <0>; 96 CPU0: cpu@0 { 99 reg = <0x0 0x0>; 100 clocks = <&cpufreq_hw 0>; 107 qcom,freq-domain = <&cpufreq_hw 0>; 109 interconnects = <&gem_noc MASTER_AMPSS_M0 0 &mc_virt SLAVE_EBI_CH0 0>, 115 cache-size = <0x20000>; 121 cache-size = <0x400000>; [all …]
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/BinaryFormat/ |
| H A D | ELF.h | 3 // Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions. 45 static const char ElfMagic[] = {0x7f, 'E', 'L', 'F', '\0'}; 49 EI_MAG0 = 0, // File identification index. 79 return (memcmp(e_ident, ElfMagic, strlen(ElfMagic))) == 0; in checkMagic() 105 return (memcmp(e_ident, ElfMagic, strlen(ElfMagic))) == 0; in checkMagic() 116 ET_NONE = 0, // No file type 121 ET_LOOS = 0xfe00, // Beginning of operating system-specific codes 122 ET_HIOS = 0xfeff, // Operating system-specific 123 ET_LOPROC = 0xff00, // Beginning of processor-specific codes 124 ET_HIPROC = 0xffff // Processor-specific [all …]
|
| /freebsd/tools/test/iconv/ref/ |
| H A D | UTF-32BE-rev | 1 0x00 = 0x00000000 2 0x01 = 0x01000000 3 0x02 = 0x02000000 4 0x03 = 0x03000000 5 0x04 = 0x04000000 6 0x05 = 0x05000000 7 0x06 = 0x06000000 8 0x07 = 0x07000000 9 0x08 = 0x08000000 10 0x09 = 0x09000000 [all …]
|
| /freebsd/sys/dev/qlnx/qlnxe/ |
| H A D | ecore_init_values.h | 35 0x00030003, 0xffff0000, /* if phase != 'engine', skip 3 ops (no DMAE) */ 36 0x00020002, 0x00020000, /* if mode != '!asic', skip 2 ops */ 37 0x0280c201, 0x00000000, /* write 0x0 to address 0x50184 */ 38 0x02810201, 0x00000000, /* write 0x0 to address 0x50204 */ 40 0x00110003, 0xffff0000, /* if phase != 'engine', skip 17 ops (no DMAE) */ 41 0x00030002, 0x00020000, /* if mode != '!asic', skip 3 ops */ 42 0x0048c201, 0x00000000, /* write 0x0 to address 0x9184 */ 43 0x0048d201, 0x00000000, /* write 0x0 to address 0x91a4 */ 44 0x004ba601, 0x00000001, /* write 0x1 to address 0x974c */ 45 0x00020002, 0x00be0000, /* if mode != '(!asic)&bb', skip 2 ops */ [all …]
|