Home
last modified time | relevance | path

Searched +full:0 +full:x0016 (Results 1 – 25 of 270) sorted by relevance

1234567891011

/linux/include/linux/mfd/
H A Dlochnagar1_regs.h15 #define LOCHNAGAR1_CDC_AIF1_SEL 0x0008
16 #define LOCHNAGAR1_CDC_AIF2_SEL 0x0009
17 #define LOCHNAGAR1_CDC_AIF3_SEL 0x000A
18 #define LOCHNAGAR1_CDC_MCLK1_SEL 0x000B
19 #define LOCHNAGAR1_CDC_MCLK2_SEL 0x000C
20 #define LOCHNAGAR1_CDC_AIF_CTRL1 0x000D
21 #define LOCHNAGAR1_CDC_AIF_CTRL2 0x000E
22 #define LOCHNAGAR1_EXT_AIF_CTRL 0x000F
23 #define LOCHNAGAR1_DSP_AIF1_SEL 0x0010
24 #define LOCHNAGAR1_DSP_AIF2_SEL 0x0011
[all …]
/linux/arch/sh/include/mach-common/mach/
H A Dhighlander.h6 #define PA_NORFLASH_ADDR 0x00000000
7 #define PA_NORFLASH_SIZE 0x04000000
10 #define PA_BCR 0xa4000000 /* FPGA */
13 #define PA_IRLMSK (PA_BCR+0x0000) /* Interrupt Mask control */
14 #define PA_IRLMON (PA_BCR+0x0002) /* Interrupt Status control */
15 #define PA_IRLPRI1 (PA_BCR+0x0004) /* Interrupt Priorty 1 */
16 #define PA_IRLPRI2 (PA_BCR+0x0006) /* Interrupt Priorty 2 */
17 #define PA_IRLPRI3 (PA_BCR+0x0008) /* Interrupt Priorty 3 */
18 #define PA_IRLPRI4 (PA_BCR+0x000a) /* Interrupt Priorty 4 */
19 #define PA_RSTCTL (PA_BCR+0x000c) /* Reset Control */
[all …]
/linux/drivers/media/pci/mantis/
H A Dmantis_vp1033.h14 #define MANTIS_VP_1033_DVB_S 0x0016
/linux/sound/pci/hda/
H A Dideapad_s740_helper.c5 { 0x20, AC_VERB_SET_COEF_INDEX, 0x10 },
6 { 0x20, AC_VERB_SET_PROC_COEF, 0x0320 },
7 { 0x20, AC_VERB_SET_COEF_INDEX, 0x24 },
8 { 0x20, AC_VERB_SET_PROC_COEF, 0x0041 },
9 { 0x20, AC_VERB_SET_COEF_INDEX, 0x24 },
10 { 0x20, AC_VERB_SET_PROC_COEF, 0x0041 },
11 { 0x20, AC_VERB_SET_COEF_INDEX, 0x29 },
12 { 0x20, AC_VERB_SET_COEF_INDEX, 0x29 },
13 { 0x20, AC_VERB_SET_COEF_INDEX, 0x26 },
14 { 0x20, AC_VERB_SET_PROC_COEF, 0x0000 },
[all …]
/linux/net/bluetooth/
H A Dmgmt_config.c82 TLV_SET_U16(0x0000, def_page_scan_type), in read_def_system_config()
83 TLV_SET_U16(0x0001, def_page_scan_int), in read_def_system_config()
84 TLV_SET_U16(0x0002, def_page_scan_window), in read_def_system_config()
85 TLV_SET_U16(0x0003, def_inq_scan_type), in read_def_system_config()
86 TLV_SET_U16(0x0004, def_inq_scan_int), in read_def_system_config()
87 TLV_SET_U16(0x0005, def_inq_scan_window), in read_def_system_config()
88 TLV_SET_U16(0x0006, def_br_lsto), in read_def_system_config()
89 TLV_SET_U16(0x0007, def_page_timeout), in read_def_system_config()
90 TLV_SET_U16(0x0008, sniff_min_interval), in read_def_system_config()
91 TLV_SET_U16(0x0009, sniff_max_interval), in read_def_system_config()
[all …]
/linux/drivers/net/phy/
H A Ddp83640_reg.h8 /* #define PAGE0 0x0000 */
9 #define PHYCR2 0x001c /* PHY Control Register 2 */
11 #define PAGE4 0x0004
12 #define PTP_CTL 0x0014 /* PTP Control Register */
13 #define PTP_TDR 0x0015 /* PTP Time Data Register */
14 #define PTP_STS 0x0016 /* PTP Status Register */
15 #define PTP_TSTS 0x0017 /* PTP Trigger Status Register */
16 #define PTP_RATEL 0x0018 /* PTP Rate Low Register */
17 #define PTP_RATEH 0x0019 /* PTP Rate High Register */
18 #define PTP_RDCKSUM 0x001a /* PTP Read Checksum */
[all …]
/linux/drivers/gpu/drm/amd/include/asic_reg/athub/
H A Dathub_1_8_0_offset.h29 // base address: 0x3080
30 …ATC_ATS_CNTL 0x0000
31 …e regATC_ATS_CNTL_BASE_IDX 0
32 …ATC_ATS_CNTL2 0x0001
33 …e regATC_ATS_CNTL2_BASE_IDX 0
34 …ATC_ATS_CNTL3 0x0002
35 …e regATC_ATS_CNTL3_BASE_IDX 0
36 …ATC_ATS_CNTL4 0x0003
37 …e regATC_ATS_CNTL4_BASE_IDX 0
38 …ATC_ATS_MISC_CNTL 0x0005
[all …]
/linux/drivers/media/rc/keymaps/
H A Drc-dvbsky.c16 { 0x0000, KEY_NUMERIC_0 },
17 { 0x0001, KEY_NUMERIC_1 },
18 { 0x0002, KEY_NUMERIC_2 },
19 { 0x0003, KEY_NUMERIC_3 },
20 { 0x0004, KEY_NUMERIC_4 },
21 { 0x0005, KEY_NUMERIC_5 },
22 { 0x0006, KEY_NUMERIC_6 },
23 { 0x0007, KEY_NUMERIC_7 },
24 { 0x0008, KEY_NUMERIC_8 },
25 { 0x0009, KEY_NUMERIC_9 },
[all …]
H A Drc-total-media-in-hand-02.c13 { 0x0000, KEY_NUMERIC_0 },
14 { 0x0001, KEY_NUMERIC_1 },
15 { 0x0002, KEY_NUMERIC_2 },
16 { 0x0003, KEY_NUMERIC_3 },
17 { 0x0004, KEY_NUMERIC_4 },
18 { 0x0005, KEY_NUMERIC_5 },
19 { 0x0006, KEY_NUMERIC_6 },
20 { 0x0007, KEY_NUMERIC_7 },
21 { 0x0008, KEY_NUMERIC_8 },
22 { 0x0009, KEY_NUMERIC_9 },
[all …]
H A Drc-digittrade.c17 { 0x0000, KEY_NUMERIC_9 },
18 { 0x0001, KEY_EPG }, /* EPG */
19 { 0x0002, KEY_VOLUMEDOWN }, /* Vol Dn */
20 { 0x0003, KEY_TEXT }, /* TELETEXT */
21 { 0x0004, KEY_NUMERIC_8 },
22 { 0x0005, KEY_MUTE }, /* MUTE */
23 { 0x0006, KEY_POWER2 }, /* POWER */
24 { 0x0009, KEY_ZOOM }, /* FULLSCREEN */
25 { 0x000a, KEY_RECORD }, /* RECORD */
26 { 0x000d, KEY_SUBTITLE }, /* SUBTITLE */
[all …]
H A Drc-nebula.c12 { 0x0000, KEY_NUMERIC_0 },
13 { 0x0001, KEY_NUMERIC_1 },
14 { 0x0002, KEY_NUMERIC_2 },
15 { 0x0003, KEY_NUMERIC_3 },
16 { 0x0004, KEY_NUMERIC_4 },
17 { 0x0005, KEY_NUMERIC_5 },
18 { 0x0006, KEY_NUMERIC_6 },
19 { 0x0007, KEY_NUMERIC_7 },
20 { 0x0008, KEY_NUMERIC_8 },
21 { 0x0009, KEY_NUMERIC_9 },
[all …]
H A Drc-azurewave-ad-tu700.c12 { 0x0000, KEY_TAB }, /* Tab */
13 { 0x0001, KEY_NUMERIC_2 },
14 { 0x0002, KEY_CHANNELDOWN },
15 { 0x0003, KEY_NUMERIC_1 },
16 { 0x0004, KEY_MENU }, /* Record List */
17 { 0x0005, KEY_CHANNELUP },
18 { 0x0006, KEY_NUMERIC_3 },
19 { 0x0007, KEY_SLEEP }, /* Hibernate */
20 { 0x0008, KEY_VIDEO }, /* A/V */
21 { 0x0009, KEY_NUMERIC_4 },
[all …]
H A Drc-digitalnow-tinytwin.c12 { 0x0000, KEY_MUTE }, /* [symbol speaker] */
13 { 0x0001, KEY_VOLUMEUP },
14 { 0x0002, KEY_POWER2 }, /* TV [power button] */
15 { 0x0003, KEY_NUMERIC_2 },
16 { 0x0004, KEY_NUMERIC_3 },
17 { 0x0005, KEY_NUMERIC_4 },
18 { 0x0006, KEY_NUMERIC_6 },
19 { 0x0007, KEY_NUMERIC_7 },
20 { 0x0008, KEY_NUMERIC_8 },
21 { 0x0009, KEY_NUMERIC_STAR }, /* [*] */
[all …]
/linux/drivers/media/usb/gspca/
H A Dspca501.c29 #define Arowana300KCMOSCamera 0
53 .priv = 0},
56 #define SPCA50X_REG_USB 0x2 /* spca505 501 */
65 #define SPCA501_SNAPBIT 0x80
66 #define SPCA501_SNAPCTRL 0x10
78 #define SPCA501_PROP_SNAP(d) ((d) & 0x40)
79 #define SPCA501_PROP_SNAP_CTRL(d) ((d) & 0x10)
80 #define SPCA501_PROP_COMP_THRESH(d) (((d) & 0x0e) >> 1)
81 #define SPCA501_PROP_COMP_QUANT(d) (((d) & 0x70) >> 4)
84 #define SPCA501_REG_CCDSP 0x01
[all …]
H A Dxirlink_cit.c29 module_param(ibm_netcam_pro, int, 0);
44 #define CIT_MODEL0 0 /* bcd version 0.01 cams ie the xvp-500 */
125 {0, 0x0000, 0x010c},
126 {0, 0x0006, 0x012c},
127 {0, 0x0078, 0x012d},
128 {0, 0x0046, 0x012f},
129 {0, 0xd141, 0x0124},
130 {0, 0x0000, 0x0127},
131 {0, 0xfea8, 0x0124},
132 {1, 0x0000, 0x0116},
[all …]
/linux/include/rdma/
H A Dopa_smi.h20 #define OPA_LID_PERMISSIVE cpu_to_be32(0xFFFFFFFF)
53 #define OPA_ATTRIB_ID_NODE_DESCRIPTION cpu_to_be16(0x0010)
54 #define OPA_ATTRIB_ID_NODE_INFO cpu_to_be16(0x0011)
55 #define OPA_ATTRIB_ID_PORT_INFO cpu_to_be16(0x0015)
56 #define OPA_ATTRIB_ID_PARTITION_TABLE cpu_to_be16(0x0016)
57 #define OPA_ATTRIB_ID_SL_TO_SC_MAP cpu_to_be16(0x0017)
58 #define OPA_ATTRIB_ID_VL_ARBITRATION cpu_to_be16(0x0018)
59 #define OPA_ATTRIB_ID_SM_INFO cpu_to_be16(0x0020)
60 #define OPA_ATTRIB_ID_CABLE_INFO cpu_to_be16(0x0032)
61 #define OPA_ATTRIB_ID_AGGREGATE cpu_to_be16(0x0080)
[all …]
H A Dib_smi.h39 #define IB_SMP_DIRECTION cpu_to_be16(0x8000)
42 #define IB_SMP_ATTR_NOTICE cpu_to_be16(0x0002)
43 #define IB_SMP_ATTR_NODE_DESC cpu_to_be16(0x0010)
44 #define IB_SMP_ATTR_NODE_INFO cpu_to_be16(0x0011)
45 #define IB_SMP_ATTR_SWITCH_INFO cpu_to_be16(0x0012)
46 #define IB_SMP_ATTR_GUID_INFO cpu_to_be16(0x0014)
47 #define IB_SMP_ATTR_PORT_INFO cpu_to_be16(0x0015)
48 #define IB_SMP_ATTR_PKEY_TABLE cpu_to_be16(0x0016)
49 #define IB_SMP_ATTR_SL_TO_VL_TABLE cpu_to_be16(0x0017)
50 #define IB_SMP_ATTR_VL_ARB_TABLE cpu_to_be16(0x0018)
[all …]
/linux/arch/sparc/include/asm/
H A Dhead_64.h9 .word 0xa1902000 | val
13 .word 0x81540000 | (N << 25)
15 #define KERNBASE 0x400000
23 #define __CHEETAH_ID 0x003e0014
24 #define __JALAPENO_ID 0x003e0016
25 #define __SERRANO_ID 0x003e0022
27 #define CHEETAH_MANUF 0x003e
28 #define CHEETAH_IMPL 0x0014 /* Ultra-III */
29 #define CHEETAH_PLUS_IMPL 0x0015 /* Ultra-III+ */
30 #define JALAPENO_IMPL 0x0016 /* Ultra-IIIi */
[all …]
/linux/sound/soc/codecs/
H A Dmt6351.h12 #define MT6351_AFE_UL_DL_CON0 (0x2000 + 0x0000)
13 #define MT6351_AFE_DL_SRC2_CON0_H (0x2000 + 0x0002)
14 #define MT6351_AFE_DL_SRC2_CON0_L (0x2000 + 0x0004)
15 #define MT6351_AFE_DL_SDM_CON0 (0x2000 + 0x0006)
16 #define MT6351_AFE_DL_SDM_CON1 (0x2000 + 0x0008)
17 #define MT6351_AFE_UL_SRC_CON0_H (0x2000 + 0x000a)
18 #define MT6351_AFE_UL_SRC_CON0_L (0x2000 + 0x000c)
19 #define MT6351_AFE_UL_SRC_CON1_H (0x2000 + 0x000e)
20 #define MT6351_AFE_UL_SRC_CON1_L (0x2000 + 0x0010)
21 #define MT6351_AFE_TOP_CON0 (0x2000 + 0x0012)
[all …]
/linux/include/video/
H A Dneomagic.h11 #define NEO_BS0_BLT_BUSY 0x00000001
12 #define NEO_BS0_FIFO_AVAIL 0x00000002
13 #define NEO_BS0_FIFO_PEND 0x00000004
15 #define NEO_BC0_DST_Y_DEC 0x00000001
16 #define NEO_BC0_X_DEC 0x00000002
17 #define NEO_BC0_SRC_TRANS 0x00000004
18 #define NEO_BC0_SRC_IS_FG 0x00000008
19 #define NEO_BC0_SRC_Y_DEC 0x00000010
20 #define NEO_BC0_FILL_PAT 0x00000020
21 #define NEO_BC0_SRC_MONO 0x00000040
[all …]
/linux/include/linux/
H A DmISDNif.h43 * <16 bit 0 >
58 #define MISDN_CMDMASK 0xff00
59 #define MISDN_LAYERMASK 0x00ff
62 #define OPEN_CHANNEL 0x0100
63 #define CLOSE_CHANNEL 0x0200
64 #define CONTROL_CHANNEL 0x0300
65 #define CHECK_DATA 0x0400
68 #define PH_ACTIVATE_REQ 0x0101
69 #define PH_DEACTIVATE_REQ 0x0201
70 #define PH_DATA_REQ 0x2001
[all …]
/linux/include/acpi/
H A Dacexcep.h18 #define AE_CODE_ENVIRONMENTAL 0x0000 /* General ACPICA environment */
19 #define AE_CODE_PROGRAMMER 0x1000 /* External ACPICA interface caller */
20 #define AE_CODE_ACPI_TABLES 0x2000 /* ACPI tables */
21 #define AE_CODE_AML 0x3000 /* From executing AML code */
22 #define AE_CODE_CONTROL 0x4000 /* Internal control codes */
24 #define AE_CODE_MAX 0x4000
25 #define AE_CODE_MASK 0xF000
60 #define AE_OK (acpi_status) 0x0000
71 #define AE_ERROR EXCEP_ENV (0x0001)
72 #define AE_NO_ACPI_TABLES EXCEP_ENV (0x0002)
[all …]
/linux/drivers/gpu/drm/amd/include/asic_reg/thm/
H A Dthm_14_0_2_offset.h30 // base address: 0x59800
31 …THM_TCON_CUR_TMP 0x0000
32 …e regTHM_TCON_CUR_TMP_BASE_IDX 0
33 …THM_TCON_HTC 0x0001
34 …e regTHM_TCON_HTC_BASE_IDX 0
35 …THM_TCON_THERM_TRIP 0x0002
36 …e regTHM_TCON_THERM_TRIP_BASE_IDX 0
37 …THM_CTF_DELAY 0x0003
38 …e regTHM_CTF_DELAY_BASE_IDX 0
39 …THM_GPIO_PROCHOT_CTRL 0x0004
[all …]
/linux/drivers/net/wireless/silabs/wfx/
H A Dhif_api_general.h14 #define HIF_ID_IS_INDICATION 0x80
28 HIF_REQ_ID_CONFIGURATION = 0x09,
29 HIF_REQ_ID_CONTROL_GPIO = 0x26,
30 HIF_REQ_ID_SET_SL_MAC_KEY = 0x27,
31 HIF_REQ_ID_SL_EXCHANGE_PUB_KEYS = 0x28,
32 HIF_REQ_ID_SL_CONFIGURE = 0x29,
33 HIF_REQ_ID_PREVENT_ROLLBACK = 0x2a,
34 HIF_REQ_ID_PTA_SETTINGS = 0x2b,
35 HIF_REQ_ID_PTA_PRIORITY = 0x2c,
36 HIF_REQ_ID_PTA_STATE = 0x2d,
[all …]
/linux/drivers/gpu/drm/amd/include/asic_reg/bif/
H A Dbif_3_0_d.h26 #define ixPB0_DFT_DEBUG_CTRL_REG0 0x1300C
27 #define ixPB0_DFT_JIT_INJ_REG0 0x13000
28 #define ixPB0_DFT_JIT_INJ_REG1 0x13004
29 #define ixPB0_DFT_JIT_INJ_REG2 0x13008
30 #define ixPB0_GLB_CTRL_REG0 0x10004
31 #define ixPB0_GLB_CTRL_REG1 0x10008
32 #define ixPB0_GLB_CTRL_REG2 0x1000C
33 #define ixPB0_GLB_CTRL_REG3 0x10010
34 #define ixPB0_GLB_CTRL_REG4 0x10014
35 #define ixPB0_GLB_CTRL_REG5 0x10018
[all …]

1234567891011