Searched +full:0 +full:x000a8 (Results  1 – 10 of 10) sorted by relevance
| /linux/Documentation/devicetree/bindings/rtc/ | 
| H A D | amlogic,meson-vrtc.yaml | 43       reg = <0x000a8 0x4>;
 | 
| /linux/drivers/gpu/drm/msm/registers/display/ | 
| H A D | dsi_phy_10nm.xml | 8 	<reg32 offset="0x00000" name="REVISION_ID0"/>9 	<reg32 offset="0x00004" name="REVISION_ID1"/>
 10 	<reg32 offset="0x00008" name="REVISION_ID2"/>
 11 	<reg32 offset="0x0000c" name="REVISION_ID3"/>
 12 	<reg32 offset="0x00010" name="CLK_CFG0"/>
 13 	<reg32 offset="0x00014" name="CLK_CFG1"/>
 14 	<reg32 offset="0x00018" name="GLBL_CTRL"/>
 15 	<reg32 offset="0x0001c" name="RBUF_CTRL"/>
 16 	<reg32 offset="0x00020" name="VREG_CTRL"/>
 17 	<reg32 offset="0x00024" name="CTRL_0"/>
 [all …]
 
 | 
| H A D | dsi_phy_28nm.xml | 8 	<array offset="0x00000" name="LN" length="4" stride="0x40">9 		<reg32 offset="0x00" name="CFG_0"/>
 10 		<reg32 offset="0x04" name="CFG_1"/>
 11 		<reg32 offset="0x08" name="CFG_2"/>
 12 		<reg32 offset="0x0c" name="CFG_3"/>
 13 		<reg32 offset="0x10" name="CFG_4"/>
 14 		<reg32 offset="0x14" name="TEST_DATAPATH"/>
 15 		<reg32 offset="0x18" name="DEBUG_SEL"/>
 16 		<reg32 offset="0x1c" name="TEST_STR_0"/>
 17 		<reg32 offset="0x20" name="TEST_STR_1"/>
 [all …]
 
 | 
| H A D | dsi.xml | 9 		<value name="NON_BURST_SYNCH_PULSE" value="0"/>14 		<value name="VID_DST_FORMAT_RGB565" value="0"/>
 20 		<value name="SWAP_RGB" value="0"/>
 28 		<value name="TRIGGER_NONE" value="0"/>
 36 		<value name="CMD_DST_FORMAT_RGB111" value="0"/>
 44 		<value name="LANE_SWAP_0123" value="0"/>
 54 		<value name="VIDEO_CONFIG_18BPP" value="0"/>
 58 		<value name="VID_PRBS" value="0"/>
 64 		<value name="CMD_MDP_PRBS" value="0"/>
 70 		<value name="CMD_DMA_PRBS" value="0"/>
 [all …]
 
 | 
| /linux/arch/mips/include/asm/sn/ | 
| H A D | ioc3.h | 30 		u8	iu_ier;	/* DLAB == 0 */34 		u8	iu_rbr;	/* read only, DLAB == 0 */
 35 		u8	iu_thr;	/* write only, DLAB == 0 */
 45 	u8	fill[0x141];	/* starts at 0x141 */
 50 	u8	fill0[0x151 - 0x142 - 1];
 56 	u8	fill1[0x159 - 0x153 - 1];
 62 	u8	fill2[0x16a - 0x15b - 1];
 67 	u8	fill3[0x170 - 0x16b - 1];
 69 	struct ioc3_uartregs	uartb;	/* 0x20170  */
 70 	struct ioc3_uartregs	uarta;	/* 0x20178  */
 [all …]
 
 | 
| /linux/drivers/gpu/drm/rockchip/ | 
| H A D | rockchip_vop_reg.h | 11 #define RK3288_REG_CFG_DONE			0x000012 #define RK3288_VERSION_INFO			0x0004
 13 #define RK3288_SYS_CTRL				0x0008
 14 #define RK3288_SYS_CTRL1			0x000c
 15 #define RK3288_DSP_CTRL0			0x0010
 16 #define RK3288_DSP_CTRL1			0x0014
 17 #define RK3288_DSP_BG				0x0018
 18 #define RK3288_MCU_CTRL				0x001c
 19 #define RK3288_INTR_CTRL0			0x0020
 20 #define RK3288_INTR_CTRL1			0x0024
 [all …]
 
 | 
| /linux/drivers/net/ethernet/hisilicon/hns/ | 
| H A D | hns_dsaf_reg.h | 10 #define HNS_DEBUG_RING_IRQ_IDX		046 #define DSAF_SUB_SC_NT_SRAM_CLK_SEL_REG			0x100
 47 #define DSAF_SUB_SC_HILINK3_CRG_CTRL0_REG		0x180
 48 #define DSAF_SUB_SC_HILINK3_CRG_CTRL1_REG		0x184
 49 #define DSAF_SUB_SC_HILINK3_CRG_CTRL2_REG		0x188
 50 #define DSAF_SUB_SC_HILINK3_CRG_CTRL3_REG		0x18C
 51 #define DSAF_SUB_SC_HILINK4_CRG_CTRL0_REG		0x190
 52 #define DSAF_SUB_SC_HILINK4_CRG_CTRL1_REG		0x194
 53 #define DSAF_SUB_SC_DSAF_CLK_EN_REG			0x300
 54 #define DSAF_SUB_SC_DSAF_CLK_DIS_REG			0x304
 [all …]
 
 | 
| /linux/arch/parisc/kernel/ | 
| H A D | hardware.c | 29 	{HPHW_NPROC,0x01,0x4,0x0,"Indigo (840, 930)"},30 	{HPHW_NPROC,0x8,0x4,0x01,"Firefox(825,925)"},
 31 	{HPHW_NPROC,0xA,0x4,0x01,"Top Gun (835,834,935,635)"},
 32 	{HPHW_NPROC,0xB,0x4,0x01,"Technical Shogun (845, 645)"},
 33 	{HPHW_NPROC,0xF,0x4,0x01,"Commercial Shogun (949)"},
 34 	{HPHW_NPROC,0xC,0x4,0x01,"Cheetah (850, 950)"},
 35 	{HPHW_NPROC,0x80,0x4,0x01,"Cheetah (950S)"},
 36 	{HPHW_NPROC,0x81,0x4,0x01,"Jaguar (855, 955)"},
 37 	{HPHW_NPROC,0x82,0x4,0x01,"Cougar (860, 960)"},
 38 	{HPHW_NPROC,0x83,0x4,0x13,"Panther (865, 870, 980)"},
 [all …]
 
 | 
| /linux/arch/arm64/boot/dts/amlogic/ | 
| H A D | meson-g12-common.dtsi | 107 			reg = <0x0 0x05000000 0x0 0x300000>;113 			reg = <0x0 0x05300000 0x0 0x2000000>;
 120 			size = <0x0 0x10000000>;
 121 			alignment = <0x0 0x400000>;
 138 			reg = <0x0 0xfc000000 0x0 0x400000>,
 139 			      <0x0 0xff648000 0x0 0x2000>,
 140 			      <0x0 0xfc400000 0x0 0x200000>;
 144 			interrupt-map-mask = <0 0 0 0>;
 145 			interrupt-map = <0 0 0 0 &gic GIC_SPI 223 IRQ_TYPE_LEVEL_HIGH>;
 146 			bus-range = <0x0 0xff>;
 [all …]
 
 | 
| /linux/drivers/gpu/drm/msm/adreno/ | 
| H A D | adreno_gen7_9_0_snapshot.h | 121 	{ A7XX_TP0_TMO_DATA, 0x0200, 6, 2, A7XX_PIPE_BR, A7XX_USPTP },122 	{ A7XX_TP0_SMO_DATA, 0x0080, 6, 2, A7XX_PIPE_BR, A7XX_USPTP },
 123 	{ A7XX_TP0_MIPMAP_BASE_DATA, 0x03C0, 6, 2, A7XX_PIPE_BR, A7XX_USPTP },
 124 	{ A7XX_SP_INST_DATA, 0x0800, 6, 2, A7XX_PIPE_BR, A7XX_USPTP },
 125 	{ A7XX_SP_INST_DATA_1, 0x0800, 6, 2, A7XX_PIPE_BR, A7XX_USPTP },
 126 	{ A7XX_SP_LB_0_DATA, 0x0800, 6, 2, A7XX_PIPE_BR, A7XX_USPTP },
 127 	{ A7XX_SP_LB_1_DATA, 0x0800, 6, 2, A7XX_PIPE_BR, A7XX_USPTP },
 128 	{ A7XX_SP_LB_2_DATA, 0x0800, 6, 2, A7XX_PIPE_BR, A7XX_USPTP },
 129 	{ A7XX_SP_LB_3_DATA, 0x0800, 6, 2, A7XX_PIPE_BR, A7XX_USPTP },
 130 	{ A7XX_SP_LB_4_DATA, 0x0800, 6, 2, A7XX_PIPE_BR, A7XX_USPTP },
 [all …]
 
 |