Home
last modified time | relevance | path

Searched +full:- +full:clk (Results 1 – 25 of 1011) sorted by relevance

12345678910>>...41

/freebsd/sys/contrib/device-tree/src/arm64/freescale/
H A Dimx8mn.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 #include <dt-bindings/clock/imx8mn-clock.h>
7 #include <dt-bindings/power/imx8mn-power.h>
8 #include <dt-bindings/reset/imx8mq-reset.h>
9 #include <dt-bindings/gpio/gpio.h>
10 #include <dt-bindings/input/input.h>
11 #include <dt-bindings/interrupt-controller/arm-gic.h>
12 #include <dt-bindings/thermal/thermal.h>
14 #include "imx8mn-pinfunc.h"
17 interrupt-parent = <&gic>;
[all …]
H A Dimx8mq.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
4 * Copyright (C) 2017-2018 Pengutronix, Lucas Stach <kernel@pengutronix.de>
7 #include <dt-bindings/clock/imx8mq-clock.h>
8 #include <dt-bindings/power/imx8mq-power.h>
9 #include <dt-bindings/reset/imx8mq-reset.h>
10 #include <dt-bindings/gpio/gpio.h>
11 #include "dt-bindings/input/input.h"
12 #include <dt-bindings/interrupt-controller/arm-gic.h>
13 #include <dt-bindings/thermal/thermal.h>
14 #include <dt-bindings/interconnect/imx8mq.h>
[all …]
H A Dimx8mm.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 #include <dt-bindings/clock/imx8mm-clock.h>
7 #include <dt-bindings/gpio/gpio.h>
8 #include <dt-bindings/input/input.h>
9 #include <dt-bindings/interrupt-controller/arm-gic.h>
10 #include <dt-bindings/power/imx8mm-power.h>
11 #include <dt-bindings/reset/imx8mq-reset.h>
12 #include <dt-bindings/thermal/thermal.h>
14 #include "imx8mm-pinfunc.h"
17 interrupt-parent = <&gic>;
[all …]
H A Dimx8mp.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 #include <dt-bindings/clock/imx8mp-clock.h>
7 #include <dt-bindings/power/imx8mp-power.h>
8 #include <dt-bindings/reset/imx8mp-reset.h>
9 #include <dt-bindings/gpio/gpio.h>
10 #include <dt-bindings/input/input.h>
11 #include <dt-bindings/interconnect/fsl,imx8mp.h>
12 #include <dt-bindings/interrupt-controller/arm-gic.h>
13 #include <dt-bindings/thermal/thermal.h>
15 #include "imx8mp-pinfunc.h"
[all …]
H A Dimx93.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 #include <dt-bindings/clock/imx93-clock.h>
7 #include <dt-bindings/dma/fsl-edma.h>
8 #include <dt-bindings/gpio/gpio.h>
9 #include <dt-bindings/input/input.h>
10 #include <dt-bindings/interrupt-controller/arm-gic.h>
11 #include <dt-bindings/power/fsl,imx93-power.h>
12 #include <dt-bindings/thermal/thermal.h>
14 #include "imx93-pinfunc.h"
17 interrupt-parent = <&gic>;
[all …]
/freebsd/sys/dev/clk/rockchip/
H A Drk_clk_pll.c1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
32 #include <dev/clk/clk.h>
34 #include <dev/clk/rockchip/rk_clk_pll.h>
66 printf("%s:(%s)" format, __func__, clknode_get_name(clk), arg)
72 rk_clk_pll_set_gate(struct clknode *clk, bool enable) in rk_clk_pll_set_gate() argument
77 sc = clknode_get_softc(clk); in rk_clk_pll_set_gate()
79 if ((sc->flags & RK_CLK_PLL_HAVE_GATE) == 0) in rk_clk_pll_set_gate()
84 val |= 1 << sc->gate_shift; in rk_clk_pll_set_gate()
85 dprintf("sc->gate_shift: %x\n", sc->gate_shift); in rk_clk_pll_set_gate()
[all …]
H A Drk_clk_composite.c1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
32 #include <dev/clk/clk.h>
35 #include <dev/clk/rockchip/rk_clk_composite.h>
68 printf("%s:(%s)" format, __func__, clknode_get_name(clk), arg)
74 rk_clk_composite_read_4(struct clknode *clk, bus_addr_t addr, uint32_t *val) in rk_clk_composite_read_4() argument
78 sc = clknode_get_softc(clk); in rk_clk_composite_read_4()
79 if (sc->grf) in rk_clk_composite_read_4()
80 *val = SYSCON_READ_4(sc->grf, addr); in rk_clk_composite_read_4()
82 CLKDEV_READ_4(clknode_get_device(clk), addr, val); in rk_clk_composite_read_4()
[all …]
H A Drk_clk_mux.c1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
37 #include <dev/clk/clk.h>
40 #include <dev/clk/rockchip/rk_cru.h>
41 #include <dev/clk/rockchip/rk_clk_mux.h>
59 printf("%s:(%s)" format, __func__, clknode_get_name(clk), arg)
64 static int rk_clk_mux_init(struct clknode *clk, device_t dev);
65 static int rk_clk_mux_set_mux(struct clknode *clk, int idx);
66 static int rk_clk_mux_set_freq(struct clknode *clk, uint64_t fparent,
88 rk_clk_mux_get_grf(struct clknode *clk) in rk_clk_mux_get_grf() argument
[all …]
H A Drk_clk_armclk.c1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
32 #include <dev/clk/clk.h>
34 #include <dev/clk/rockchip/rk_clk_armclk.h>
73 printf("%s:(%s)" format, __func__, clknode_get_name(clk), arg)
79 rk_clk_armclk_init(struct clknode *clk, device_t dev) in rk_clk_armclk_init() argument
84 sc = clknode_get_softc(clk); in rk_clk_armclk_init()
87 DEVICE_LOCK(clk); in rk_clk_armclk_init()
88 READ4(clk, sc->muxdiv_offset, &val); in rk_clk_armclk_init()
89 DEVICE_UNLOCK(clk); in rk_clk_armclk_init()
[all …]
H A Drk_clk_fract.c1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
32 #include <dev/clk/clk.h>
34 #include <dev/clk/rockchip/rk_clk_fract.h>
51 static int rk_clk_fract_init(struct clknode *clk, device_t dev);
52 static int rk_clk_fract_recalc(struct clknode *clk, uint64_t *req);
55 static int rk_clk_fract_set_gate(struct clknode *clk, bool enable);
82 * - n_input, d_input Given input fraction
83 * - n_max, d_max Maximum vaues of divider registers
84 * - n_out, d_out Computed approximation
[all …]
H A Drk_clk_gate.c1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
33 #include <dev/clk/clk.h>
35 #include <dev/clk/rockchip/rk_clk_gate.h>
50 static int rk_clk_gate_init(struct clknode *clk, device_t dev);
51 static int rk_clk_gate_set_gate(struct clknode *clk, bool enable);
72 rk_clk_gate_init(struct clknode *clk, device_t dev) in rk_clk_gate_init() argument
78 sc = clknode_get_softc(clk); in rk_clk_gate_init()
79 DEVICE_LOCK(clk); in rk_clk_gate_init()
80 rv = RD4(clk, sc->offset, &reg); in rk_clk_gate_init()
[all …]
/freebsd/sys/contrib/device-tree/Bindings/clock/
H A Dallwinner,sun4i-a10-gates-clk.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/clock/allwinner,sun4i-a10-gates-clk.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Chen-Yu Tsai <wens@csie.org>
11 - Maxime Ripard <mripard@kernel.org>
16 "#clock-cells":
24 - const: allwinner,sun4i-a10-gates-clk
25 - const: allwinner,sun4i-a10-axi-gates-clk
26 - const: allwinner,sun4i-a10-ahb-gates-clk
[all …]
H A Dqcom,rpmhcc.yaml1 # SPDX-License-Identifier: GPL-2.0-only
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Taniya Das <quic_tdas@quicinc.com>
20 - qco
[all...]
/freebsd/sys/dev/clk/xilinx/
H A Dzynqmp_clock.c1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
44 #include <dev/clk/clk.h>
45 #include <dev/clk/clk_fixed.h>
47 #include <dev/clk/xilinx/zynqmp_clk_mux.h>
48 #include <dev/clk/xilinx/zynqmp_clk_pll.h>
49 #include <dev/clk/xilinx/zynqmp_clk_fixed.h>
50 #include <dev/clk/xilinx/zynqmp_clk_div.h>
51 #include <dev/clk/xilinx/zynqmp_clk_gate.h>
85 #define CLK_ID_TO_ZYNQMP(x) ((x) - 1)
[all …]
/freebsd/sys/dev/clk/allwinner/
H A Daw_clk_m.c1 /*-
30 #include <dev/clk/clk.h>
32 #include <dev/clk/allwinner/aw_clk.h>
33 #include <dev/clk/allwinner/aw_clk_m.h>
40 * clk = clkin / m
69 aw_clk_m_init(struct clknode *clk, device_t dev) in aw_clk_m_init() argument
74 sc = clknode_get_softc(clk); in aw_clk_m_init()
77 if ((sc->flags & AW_CLK_HAS_MUX) != 0) { in aw_clk_m_init()
78 DEVICE_LOCK(clk); in aw_clk_m_init()
79 READ4(clk, sc->offset, &val); in aw_clk_m_init()
[all …]
H A Daw_clk_nm.c1 /*-
30 #include <dev/clk/clk.h>
32 #include <dev/clk/allwinner/aw_clk.h>
33 #include <dev/clk/allwinner/aw_clk_nm.h>
40 * clk = clkin / n / m
70 aw_clk_nm_init(struct clknode *clk, device_t dev) in aw_clk_nm_init() argument
75 sc = clknode_get_softc(clk); in aw_clk_nm_init()
78 if ((sc->flags & AW_CLK_HAS_MUX) != 0) { in aw_clk_nm_init()
79 DEVICE_LOCK(clk); in aw_clk_nm_init()
80 READ4(clk, sc->offset, &val); in aw_clk_nm_init()
[all …]
H A Daw_clk_nkmp.c1 /*-
30 #include <dev/clk/clk.h>
32 #include <dev/clk/allwinner/aw_clk.h>
33 #include <dev/clk/allwinner/aw_clk_nkmp.h>
40 * clk = (clkin * n * k) / (m * p)
74 aw_clk_nkmp_init(struct clknode *clk, device_t dev) in aw_clk_nkmp_init() argument
79 sc = clknode_get_softc(clk); in aw_clk_nkmp_init()
82 if ((sc->flags & AW_CLK_HAS_MUX) != 0) { in aw_clk_nkmp_init()
83 DEVICE_LOCK(clk); in aw_clk_nkmp_init()
84 READ4(clk, sc->offset, &val); in aw_clk_nkmp_init()
[all …]
H A Daw_clk_frac.c1 /*-
30 #include <dev/clk/clk.h>
32 #include <dev/clk/allwinner/aw_clk.h>
33 #include <dev/clk/allwinner/aw_clk_frac.h>
37 /* #define dprintf(format, arg...) printf("%s:(%s)" format, __func__, clknode_get_name(clk), arg) */
43 * clk = (24Mhz * n) / m in integer mode
44 * clk = frac_out1 or frac_out2 in fractional mode
77 aw_clk_frac_init(struct clknode *clk, device_t dev) in aw_clk_frac_init() argument
82 sc = clknode_get_softc(clk); in aw_clk_frac_init()
85 if ((sc->flags & AW_CLK_HAS_MUX) != 0) { in aw_clk_frac_init()
[all …]
H A Daw_clk_prediv_mux.c1 /*-
30 #include <dev/clk/clk.h>
32 #include <dev/clk/allwinner/aw_clk.h>
33 #include <dev/clk/allwinner/aw_clk_prediv_mux.h>
40 * clk = clkin / prediv / div
70 aw_clk_prediv_mux_init(struct clknode *clk, device_t dev) in aw_clk_prediv_mux_init() argument
75 sc = clknode_get_softc(clk); in aw_clk_prediv_mux_init()
77 DEVICE_LOCK(clk); in aw_clk_prediv_mux_init()
78 READ4(clk, sc->offset, &val); in aw_clk_prediv_mux_init()
79 DEVICE_UNLOCK(clk); in aw_clk_prediv_mux_init()
[all …]
H A Daw_clk_mipi.c1 /*-
30 #include <dev/clk/clk.h>
32 #include <dev/clk/allwinner/aw_clk.h>
33 #include <dev/clk/allwinner/aw_clk_mipi.h>
37 /* #define dprintf(format, arg...) printf("%s:(%s)" format, __func__, clknode_get_name(clk), arg) */
43 * clk = (pll_video0 * n * k) / m when vfb_sel=0
44 * clk depend on sint_frac, sdiv2, s6p25_7p5, pll_feedback_div when vfb_sel=1
79 aw_clk_mipi_init(struct clknode *clk, device_t dev) in aw_clk_mipi_init() argument
82 clknode_init_parent_idx(clk, 0); in aw_clk_mipi_init()
87 aw_clk_mipi_set_gate(struct clknode *clk, bool enable) in aw_clk_mipi_set_gate() argument
[all …]
/freebsd/sys/arm64/freescale/imx/clk/
H A Dimx_clk_composite.c1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
32 #include <dev/clk/clk.h>
34 #include <arm64/freescale/imx/clk/imx_clk_composite.h>
42 #define TARGET_ROOT_PRE_PODF(n) ((((n) - 1) & 0x7) << 16)
46 #define TARGET_ROOT_POST_PODF(n) ((((n) - 1) & 0x3f) << 0)
69 printf("%s:(%s)" format, __func__, clknode_get_name(clk), arg)
75 imx_clk_composite_init(struct clknode *clk, device_t dev) in imx_clk_composite_init() argument
80 sc = clknode_get_softc(clk); in imx_clk_composite_init()
82 DEVICE_LOCK(clk); in imx_clk_composite_init()
[all …]
H A Dimx_clk_sscg_pll.c1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
32 #include <dev/clk/clk.h>
34 #include <arm64/freescale/imx/clk/imx_clk_sscg_pll.h>
71 printf("%s:(%s)" format, __func__, clknode_get_name(clk), arg)
77 imx_clk_sscg_pll_init(struct clknode *clk, device_t dev) in imx_clk_sscg_pll_init() argument
79 if (clknode_get_parents_num(clk) > 1) { in imx_clk_sscg_pll_init()
80 device_printf(clknode_get_device(clk), in imx_clk_sscg_pll_init()
84 clknode_init_parent_idx(clk, 0); in imx_clk_sscg_pll_init()
90 imx_clk_sscg_pll_set_gate(struct clknode *clk, bool enable) in imx_clk_sscg_pll_set_gate() argument
[all …]
H A Dimx_clk_mux.c1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
37 #include <dev/clk/clk.h>
39 #include <arm64/freescale/imx/clk/imx_clk_mux.h>
54 static int imx_clk_mux_init(struct clknode *clk, device_t dev);
55 static int imx_clk_mux_set_mux(struct clknode *clk, int idx);
74 imx_clk_mux_init(struct clknode *clk, device_t dev) in imx_clk_mux_init() argument
80 sc = clknode_get_softc(clk); in imx_clk_mux_init()
82 DEVICE_LOCK(clk); in imx_clk_mux_init()
83 rv = RD4(clk, sc->offset, &reg); in imx_clk_mux_init()
[all …]
/freebsd/sys/contrib/device-tree/Bindings/clock/st/
H A Dst,flexgen.txt5 - a clock cross bar (represented by a mux element)
6 - a pre and final dividers (represented by a divider and gate elements)
13 -------------------------------------------------------------------
15 | --------------------------------------------- |
16 | | ------- -------- -------- | |
18 ---|-----------------|-->| | | | | | | |
20 | | ------- | | | |Pre | |Final | | |
22 | |->| | | | | | x32 | | x32 | | |
23 | | | odf_0|----|-->| | | | | | | |
28 | | ------- | | | | | | | | |
[all …]
/freebsd/sys/contrib/device-tree/src/arm64/marvell/
H A Darmada-cp11x.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
8 #include <dt-bindings/interrupt-controller/mvebu-icu.h>
9 #include <dt-bindings/thermal/thermal.h>
11 #include "armada-common.dtsi"
27 thermal-zones {
28 CP11X_LABEL(thermal_ic): CP11X_NODE_NAME(ic-thermal) {
29 polling-delay-passive = <0>; /* Interrupt driven */
30 polling-delay = <0>; /* Interrupt driven */
32 thermal-sensors = <&CP11X_LABEL(thermal) 0>;
42 cooling-maps { };
[all …]

12345678910>>...41