Home
last modified time | relevance | path

Searched +full:- +full:312 (Results 1 – 25 of 174) sorted by relevance

1234567

/linux/Documentation/devicetree/bindings/clock/
H A Dqcom,qca8k-nsscc.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/clock/qcom,qca8k-nsscc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Bjorn Andersson <andersson@kernel.org>
11 - Luo Jie <quic_luoj@quicinc.com>
18 include/dt-bindings/clock/qcom,qca8k-nsscc.h
19 include/dt-bindings/reset/qcom,qca8k-nsscc.h
24 - const: qcom,qca8084-nsscc
25 - items:
[all …]
/linux/drivers/gpu/drm/tidss/
H A Dtidss_scale_coefs.c1 // SPDX-License-Identifier: GPL-2.0
3 * Copyright (C) 2018 Texas Instruments Incorporated - https://www.ti.com/
41 .c2 = { 0, 2, 4, 8, 12, 18, 24, 32, 0, 0, 0, -2, -4, -4, -4, -2, },
47 .c2 = { -8, -6, -4, -2, 0, 6, 12, 18, 0, -2, -4, -6, -8, -8, -8, -8, },
53 .c2 = { -12, -12, -12, -10, -8, -4, 0, 6, 0, -2, -4, -6, -8, -10, -12, -12, },
55 .c0 = { 312, 308, 304, 298, 292, 282, 272, 258, 244, },
59 .c2 = { -16, -18, -20, -18, -16, -14, -12, -6, 0, -2, -4, -6, -8, -10, -12, -14, },
61 .c0 = { 336, 332, 328, 320, 312, 300, 288, 272, 256, },
65 .c2 = { -20, -22, -24, -24, -24, -24, -24, -20, 0, -2, -4, -6, -8, -10, -12, -16, },
66 .c1 = { 92, 114, 136, 158, 180, 204, 228, 250, -16, -8, 0, 12, 24, 38, 52, 72, },
[all …]
/linux/drivers/cpufreq/
H A Dpxa3xx-cpufreq.c1 // SPDX-License-Identifier: GPL-2.0-or-later
45 #define ACCR_HSS_MASK (0x3 << 14) /* System Bus-Clock Frequency Select */
47 #define ACCR_XN_MASK (0x7 << 8) /* Core PLL Turbo-Mode-to-Run-Mode Ratio */
48 #define ACCR_XL_MASK (0x1f) /* Core PLL Run-Mode-to-Oscillator Ratio */
91 OP(624, 24, 2, 208, 260, 208, 312, 3, 1375, 1400), /* 624MHz */
99 OP(624, 24, 2, 208, 260, 208, 312, 3, 1375, 1400), /* 624MHz */
100 OP(806, 31, 2, 208, 260, 208, 312, 3, 1400, 1400), /* 806MHz */
115 return -ENOMEM; in setup_freqs_table()
128 policy->freq_table = table; in setup_freqs_table()
139 enable = ACCR_XN(info->core_xn) | ACCR_XL(info->core_xl); in __update_core_freq()
[all …]
/linux/arch/powerpc/kernel/syscalls/
H A Dsyscall.tbl1 # SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note
410 312 32 timerfd_gettime sys_timerfd_gettime32
411 312 64 timerfd_gettime sys_timerfd_gettime
412 312 spu timerfd_gettime sys_timerfd_gettime
472 # 366-377 originally left for IPC, now unused
/linux/tools/perf/arch/powerpc/entry/syscalls/
H A Dsyscall.tbl1 # SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note
410 312 32 timerfd_gettime sys_timerfd_gettime32
411 312 64 timerfd_gettime sys_timerfd_gettime
412 312 spu timerfd_gettime sys_timerfd_gettime
472 # 366-377 originally left for IPC, now unused
/linux/Documentation/sound/soc/
H A Ddapm-graph.svg1 <?xml version="1.0" encoding="UTF-8" standalone="no"?>
2 <!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
4 <!-- Generated by graphviz version 2.43.0 (0)
5 -->
6 <!-- Title: G Pages: 1 -->
11 <polygon fill="white" stroke="transparent" points="-4,4 -4,-626 896,-626 896,4 -4,4"/>
14 <polygon fill="none" stroke="dodgerblue" points="8,-537 8,-614 102,-614 102,-537 8,-537"/>
15 <text text-anchor="middle" x="55" y="-598.8" font-family="sans-serif" font-size="14.00">ROOT</text>
19 <polygon fill="none" stroke="dodgerblue" points="120,-378 120,-455 312,-455 312,-378 120,-378"/>
20 <text text-anchor="middle" x="216" y="-439.8" font-family="sans-serif" font-size="14.00">4000b000.a…
[all …]
/linux/drivers/media/platform/verisilicon/
H A Drockchip_av1_filmgrain.c1 // SPDX-License-Identifier: GPL-2.0-only OR Apache-2.0
6 56, 568, -180, 172, 124, -84, 172, -64, -900, 24, 820,
7 224, 1248, 996, 272, -8, -916, -388, -732, -104, -188, 800,
8 112, -652, -320, -376, 140, -252, 492, -168, 44, -788, 588,
9 -584, 500, -228, 12, 680, 272, -476, 972, -100, 652, 368,
10 432, -196, -720, -192, 1000, -332, 652, -136, -552, -604, -4,
11 192, -220, -136, 1000, -52, 372, -96, -624, 124, -24, 396,
12 540, -12, -104, 640, 464, 244, -208, -84, 368, -528, -740,
13 248, -968, -848, 608, 376, -60, -292, -40, -156, 252, -292,
14 248, 224, -280, 400, -244, 244, -60, 76, -80, 212, 532,
[all …]
/linux/arch/arm64/boot/dts/sprd/
H A Dums9620.dtsi1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
8 #include <dt-bindings/interrupt-controller/arm-gic.h>
11 interrupt-parent = <&gic>;
12 #address-cells = <2>;
13 #size-cells = <2>;
16 #address-cells = <2>;
17 #size-cells = <0>;
19 cpu-map {
50 compatible = "arm,cortex-a55";
52 enable-method = "psci";
[all …]
/linux/Documentation/devicetree/bindings/arm/
H A Darm,corstone1000.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Abdellatif El Khlifi <abdellatif.elkhlifi@arm.com>
11 - Hugues Kamba Mpiana <hugues.kambampiana@arm.com>
14 ARM's Corstone1000 includes pre-verified Corstone SSE-710 subsystem that
19 systems for M-Class (or other) processors for adding sensors, connectivity,
25 seamless integration of the optional CryptoCell™-312 cryptographic
33 - description: Corstone1000 MPS3 it has 1 Cortex-A35 CPU core in a FPGA
37 - const: arm,corstone1000-mps3
[all …]
/linux/Documentation/devicetree/bindings/mmc/
H A Drenesas,sdhi.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Wolfram Sang <wsa+renesas@sang-engineering.com>
15 - enum:
16 - renesas,sdhi-mmc-r8a77470 # RZ/G1C
17 - renesas,sdhi-r7s72100 # RZ/A1H
18 - renesas,sdhi-r7s9210 # SH-Mobile AG5
19 - renesas,sdhi-r8a73a4 # R-Mobile APE6
20 - renesas,sdhi-r8a7740 # R-Mobile A1
[all …]
/linux/drivers/media/pci/saa7134/
H A Dsaa7134-ts.c1 // SPDX-License-Identifier: GPL-2.0-or-later
11 #include "saa7134-reg.h"
19 /* ------------------------------------------------------------------ */
30 /* ------------------------------------------------------------------ */
37 buf->top_seen = 0; in buffer_activate()
39 if (!dev->ts_started) in buffer_activate()
40 dev->ts_field = V4L2_FIELD_TOP; in buffer_activate()
44 if (V4L2_FIELD_TOP == dev->ts_field) { in buffer_activate()
45 ts_dbg("- [top] buf=%p next=%p\n", buf, next); in buffer_activate()
48 dev->ts_field = V4L2_FIELD_BOTTOM; in buffer_activate()
[all …]
/linux/Documentation/devicetree/bindings/pci/
H A Dqcom,pcie-sa8255p.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/pci/qcom,pcie-sa8255p.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Bjorn Andersson <andersson@kernel.org>
11 - Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
19 const: qcom,pcie-sa8255p
25 address corresponds to the first bus in the "bus-range" property. If
26 no "bus-range" is specified, this will be bus 0 (the default).
31 As described in IEEE Std 1275-1994, but must provide at least a
[all …]
H A Dqcom,pcie-sa8775p.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/pci/qcom,pcie-sa8775p.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Bjorn Andersson <andersson@kernel.org>
11 - Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
20 - const: qcom,pcie-sa8775p
21 - items:
22 - enum:
23 - qcom,pcie-qcs8300
[all …]
H A Dqcom,pcie-sc7280.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/pci/qcom,pcie-sc7280.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Bjorn Andersson <andersson@kernel.org>
11 - Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
19 const: qcom,pcie-sc7280
25 reg-names:
28 - const: parf # Qualcomm specific registers
29 - const: dbi # DesignWare PCIe registers
[all …]
/linux/drivers/accel/habanalabs/include/goya/
H A Dgoya_async_events.h1 /* SPDX-License-Identifier: GPL-2.0
141 GOYA_ASYNC_EVENT_ID_DDR1_DB_ECC = 312,
/linux/include/dt-bindings/clock/
H A Dexynos5250.h1 /* SPDX-License-Identifier: GPL-2.0 */
116 #define CLK_SPDIF 312
H A Dexynos5420.h1 /* SPDX-License-Identifier: GPL-2.0 */
105 #define CLK_TZPC9 312
H A Dexynos4.h1 /* SPDX-License-Identifier: GPL-2.0 */
150 #define CLK_UART0 312
214 /* gate clocks - ppmu */
H A Dtegra194-clock.h1 /* SPDX-License-Identifier: GPL-2.0 */
306 #define TEGRA194_CLK_EMCSC 312
/linux/Documentation/userspace-api/media/v4l/
H A Dselection.svg1 <?xml version="1.0" encoding="UTF-8"?>
2 <!-- SPDX-License-Identifier: GPL-2.0 OR GFDL-1.1-no-invariants-or-later -->
3 <svg enable-background="new" version="1" viewBox="0 0 4226.3 1686.8" xmlns="http://www.w3.org/2000/…
7 …<path d="m-1.2 0l-1 1 3.5-1-3.5-1 1 1z" fill="#f8d615" fill-rule="evenodd" stroke="#f8d615" stroke…
10 <path d="M0-.5h1v2H0z" fill="#f815bb"/>
12 <filter id="ep" x="-.085" y="-.366" width="1.169" height="1.732">
16 <stop stop-color="#fff" offset="0"/>
17 <stop stop-color="#fff" stop-opacity="0" offset="1"/>
20 <stop stop-color="#f9eed3" offset="0"/>
21 <stop stop-opacity="0" offset="1"/>
[all …]
/linux/arch/arm/boot/dts/ti/keystone/
H A Dkeystone-k2g-netcp.dtsi1 // SPDX-License-Identifier: GPL-2.0
5 * Copyright (C) 2018 Texas Instruments Incorporated - https://www.ti.com/
9 compatible = "ti,66ak2g-navss-qm";
10 dma-coherent;
11 #address-cells = <1>;
12 #size-cells = <1>;
13 power-domains = <&k2g_pds 0x0018>;
15 clock-names = "nss_vclk";
17 queue-range = <0 0x80>;
22 #address-cells = <1>;
[all …]
/linux/tools/perf/scripts/python/
H A Dpowerpc-hcalls.py1 # SPDX-License-Identifier: GPL-2.0+
13 '/scripts/python/Perf-Trace-Util/lib/Perf/Trace')
88 312: 'H_STUFF_TCE',
159 print_ptrn = '%-28s%10s%10s%10s%10s'
163 print('-' * 68)
176 diff = nsecs(sec, nsec) - d_enter[cpu][opcode]
/linux/drivers/net/wireless/intel/iwlwifi/mvm/
H A Drfi.c1 // SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause
3 * Copyright (C) 2020 - 2022 Intel Corporation
8 #include "fw/api/phy-ctxt.h"
53 {cpu_to_le16(312), {36, 38, 40, 42, 44, 46, 50,},
95 return -EOPNOTSUPP; in iwl_rfi_send_config_cmd()
97 lockdep_assert_held(&mvm->mutex); in iwl_rfi_send_config_cmd()
127 return ERR_PTR(-EOPNOTSUPP); in iwl_rfi_get_freq_table()
129 mutex_lock(&mvm->mutex); in iwl_rfi_get_freq_table()
131 mutex_unlock(&mvm->mutex); in iwl_rfi_get_freq_table()
138 return ERR_PTR(-EIO); in iwl_rfi_get_freq_table()
[all …]
/linux/drivers/clk/tegra/
H A Dclk-tegra20.c1 // SPDX-License-Identifier: GPL-2.0-only
7 #include <linux/clk-provider.h>
15 #include <dt-bindings/clock/tegra20-car.h>
18 #include "clk-id.h"
258 /* 312 MHz */
259 { 12000000, 312000000, 312, 12, 1, 12 },
260 { 13000000, 312000000, 312, 13, 1, 12 },
262 { 26000000, 312000000, 312, 26, 1, 12 },
444 { .dev_id = "tegra20-ac97", .dt_id = TEGRA20_CLK_AC97 },
445 { .dev_id = "tegra-apbdma", .dt_id = TEGRA20_CLK_APBDMA },
[all …]
/linux/drivers/pinctrl/uniphier/
H A Dpinctrl-uniphier-pro4.c1 // SPDX-License-Identifier: GPL-2.0+
3 // Copyright (C) 2015-2017 Socionext Inc.
12 #include "pinctrl-uniphier.h"
133 -1, UNIPHIER_PIN_DRV_NONE,
181 -1, UNIPHIER_PIN_DRV_NONE,
182 -1, UNIPHIER_PIN_PULL_NONE),
184 -1, UNIPHIER_PIN_DRV_FIXED4,
185 -1, UNIPHIER_PIN_PULL_NONE),
187 -1, UNIPHIER_PIN_DRV_FIXED4,
190 -1, UNIPHIER_PIN_DRV_FIXED4,
[all …]

1234567