Home
last modified time | relevance | path

Searched +full:- +full:16 +full:g (Results 1 – 25 of 1057) sorted by relevance

12345678910>>...43

/freebsd/contrib/bearssl/src/rand/
H A Daesctr_drbg.c33 unsigned char tmp[16]; in br_aesctr_drbg_init()
35 ctx->vtable = &br_aesctr_drbg_vtable; in br_aesctr_drbg_init()
37 aesctr->init(&ctx->sk.vtable, tmp, 16); in br_aesctr_drbg_init()
38 ctx->cc = 0; in br_aesctr_drbg_init()
57 * condition; also, it should work on 16-bit architectures in br_aesctr_drbg_generate()
58 * (where 'size_t' is 16 bits only). in br_aesctr_drbg_generate()
69 if ((uint32_t)(ctx->cc + ((clen + 15) >> 4)) > 32768) { in br_aesctr_drbg_generate()
70 clen = (32768 - ctx->cc) << 4; in br_aesctr_drbg_generate()
80 ctx->cc = ctx->sk.vtable->run(&ctx->sk.vtable, in br_aesctr_drbg_generate()
81 iv, ctx->cc, buf, clen); in br_aesctr_drbg_generate()
[all …]
/freebsd/sys/contrib/device-tree/include/dt-bindings/memory/
H A Dmt8186-memory-port.h1 /* SPDX-License-Identifier: GPL-2.0-only */
11 #include <dt-bindings/memory/mtk-memory-port.h>
14 * MM IOMMU supports 16GB dma address. We separate it to four ranges:
15 * 0 ~ 4G; 4G ~ 8G; 8G ~ 12G; 12G ~ 16G, we could adjust these masters
18 * b) The iova of any master can NOT cross the 4G/8G/12G boundary.
22 * modules dma-address-region larbs-ports
23 * disp 0 ~ 4G larb0/1/2
24 * vcodec 4G ~ 8G larb4/7
25 * cam/mdp 8G ~ 12G the other larbs.
26 * N/A 12G ~ 16G
[all …]
H A Dmt8195-memory-port.h1 /* SPDX-License-Identifier: GPL-2.0-only */
9 #include <dt-bindings/memory/mtk-memory-port.h>
12 * MM IOMMU supports 16GB dma address. We separate it to four ranges:
13 * 0 ~ 4G; 4G ~ 8G; 8G ~ 12G; 12G ~ 16G, we could adjust these masters
16 * b) The iova of any master can NOT cross the 4G/8G/12G boundary.
20 * modules dma-address-region larbs-ports
21 * disp 0 ~ 4G larb0/1/2/3
22 * vcodec 4G ~ 8G larb19/20/21/22/23/24
23 * cam/mdp 8G ~ 12G the other larbs.
24 * N/A 12G ~ 16G
[all …]
/freebsd/crypto/openssl/crypto/aes/asm/
H A Daes-s390x.pl2 # Copyright 2007-2020 The OpenSSL Project Authors. All Rights Reserved.
21 # Software performance improvement over gcc-generated code is ~70% and
22 # in absolute terms is ~73 cycles per byte processed with 128-bit key.
23 # You're likely to exclaim "why so slow?" Keep in mind that z-CPUs are
24 # *strictly* in-order execution and issued instruction [in this case
26 # flow proceeds. S-boxes are compressed to 2KB[+256B].
39 # for 128-bit keys, if hardware support is detected.
45 # dual-issue z10 pipeline. This gave ~25% improvement on z10 and
46 # almost 50% on z9. The gain is smaller on z10, because being dual-
49 # processed with 128-bit key.
[all …]
/freebsd/share/man/man4/
H A Dmpi3mr.44 .\" SPDX-License-Identifier: BSD-2-Clause
13 .Nd "Broadcom MPIMR 3.0 IT/IR 24Gb/s SAS Tri-Mode RAID PCIe 4.0 driver"
17 .\" .Bd -ragged -offset indent
25 .Bd -literal -offset indent
37 .Bl -bullet -compact
39 Broadcom Ltd. SAS 4116 Tri-Mode RAID Adapter
41 Broadcom Ltd. 9670W-16i 24G PCIe 4.0 Tri-Mode RAID Adapters
43 Broadcom Ltd. 9670-24i 24G PCIe 4.0 Tri-Mode RAID Adapters
45 Broadcom Ltd. 9660-16i 24G PCIe 4.0 Tri-Mode RAID Adapters
47 Broadcom Ltd. 9620-16i 24G PCIe 4.0 Tri-Mode RAID Adapters
[all …]
/freebsd/sys/crypto/openssl/aarch64/
H A Dsha512-armv8.S1 /* Do not modify. This file is auto-generated from sha512-armv8.pl. */
2 // Copyright 2014-2020 The OpenSSL Project Authors. All Rights Reserved.
23 // SHA256-hw SHA256(*) SHA512
24 // Apple A7 1.97 10.5 (+33%) 6.73 (-1%(**))
25 // Cortex-A53 2.38 15.5 (+115%) 10.0 (+150%(***))
26 // Cortex-A57 2.31 11.6 (+86%) 7.51 (+260%(***))
28 // X-Gene 20.0 (+100%) 12.8 (+300%(***))
35 // (**) The result is a trade-off: it's possible to improve it by
37 // on Cortex-A53 (or by 4 cycles per round).
38 // (***) Super-impressive coefficients over gcc-generated code are
[all …]
H A Dsha256-armv8.S1 /* Do not modify. This file is auto-generated from sha512-armv8.pl. */
2 // Copyright 2014-2020 The OpenSSL Project Authors. All Rights Reserved.
23 // SHA256-hw SHA256(*) SHA512
24 // Apple A7 1.97 10.5 (+33%) 6.73 (-1%(**))
25 // Cortex-A53 2.38 15.5 (+115%) 10.0 (+150%(***))
26 // Cortex-A57 2.31 11.6 (+86%) 7.51 (+260%(***))
28 // X-Gene 20.0 (+100%) 12.8 (+300%(***))
35 // (**) The result is a trade-off: it's possible to improve it by
37 // on Cortex-A53 (or by 4 cycles per round).
38 // (***) Super-impressive coefficients over gcc-generated code are
[all …]
/freebsd/tools/tools/nanobsd/
H A DFlashDevice.sub3 # Copyright (c) 2005 Poul-Henning Kamp.
61 NANO_HEADS=16
65 echo "Unknown Integral i-Pro Flash capacity"
90 NANO_HEADS=16
104 # Document No. 20-10-00038
106 # Table 2-7
107 # NB: notice math error in SDCFJ-4096-388 line.
127 NANO_HEADS=16
132 NANO_HEADS=16
135 1024|1024mb|1g)
[all …]
/freebsd/sys/contrib/openzfs/module/icp/asm-aarch64/sha2/
H A Dsha512-armv8.S2 * Copyright 2004-2022 The OpenSSL Project Authors. All Rights Reserved.
8 * https://www.apache.org/licenses/LICENSE-2.0
18 * Portions Copyright (c) 2022 Tino Reichardt <milky-zfs@mcmilk.de>
19 * - modified assembly to fit into OpenZFS
27 .word 16
80 .size .LK512,.-.LK512
87 stp x29,x30,[sp,#-128]!
90 stp x19,x20,[sp,#16]
119 orr x17,x17,x19 // Ch(e,f,g)
123 add x27,x27,x17 // h+=Ch(e,f,g)
[all...]
H A Dsha256-armv8.S2 * Copyright 2004-2022 The OpenSSL Project Authors. All Rights Reserved.
8 * https://www.apache.org/licenses/LICENSE-2.0
18 * Portions Copyright (c) 2022 Tino Reichardt <milky-zfs@mcmilk.de>
19 * - modified assembly to fit into OpenZFS
27 .word 16
56 .size .LK256,.-.LK256
63 stp x29,x30,[sp,#-128]!
66 stp x19,x20,[sp,#16]
95 orr w17,w17,w19 // Ch(e,f,g)
99 add w27,w27,w17 // h+=Ch(e,f,g)
[all...]
/freebsd/crypto/openssl/crypto/sha/
H A Dsha512.c2 * Copyright 2004-2021 The OpenSSL Project Authors. All Rights Reserved.
18 /*-
21 * As you might have noticed 32-bit hash algorithms:
23 * - permit SHA_LONG to be wider than 32-bit
24 * - optimized versions implement two transform functions: one operating
25 * on [aligned] data in host byte order and one - on data in input
27 * - share common byte-order neutral collector and padding function
30 * Neither of the above applies to this SHA-512 implementations. Reasons
33 * - it's the only 64-bit hash algorithm for the moment of this writing,
35 * - by supporting only one transform function [which operates on
[all …]
/freebsd/sys/i386/i386/
H A Din_cksum_machdep.c1 /*-
2 * SPDX-License-Identifier: BSD-3-Clause
54 #define ADDCARRY(x) if ((x) > 0xffff) (x) -= 0xffff
55 #define REDUCE {sum = (sum & 0xffff) + (sum >> 16); ADDCARRY(sum);}
76 len -= skip; in in_cksum_skip()
77 for (; skip && m; m = m->m_next) { in in_cksum_skip()
78 if (m->m_len > skip) { in in_cksum_skip()
79 mlen = m->m_len - skip; in in_cksum_skip()
83 skip -= m->m_len; in in_cksum_skip()
87 for (;m && len; m = m->m_next) { in in_cksum_skip()
[all …]
/freebsd/contrib/wpa/hostapd/
H A Dhlr_auc_gw.c2 * HLR/AuC testing gateway for hostapd EAP-SIM/AKA database/authenticator
3 * Copyright (c) 2005-2007, 2012-2017, Jouni Malinen <j@w1.fi>
8 * This is an example implementation of the EAP-SIM/AKA database/authentication
14 * to and external program, e.g., this hlr_auc_gw. This interface uses simple
15 * text-based format:
17 * EAP-SIM / GSM triplet query/response:
18 * SIM-REQ-AUTH <IMSI> <max_chal>
19 * SIM-RESP-AUTH <IMSI> Kc1:SRES1:RAND1 Kc2:SRES2:RAND2 [Kc3:SRES3:RAND3]
20 * SIM-RESP-AUTH <IMSI> FAILURE
21 * GSM-AUTH-REQ <IMSI> RAND1:RAND2[:RAND3]
[all …]
/freebsd/sys/contrib/device-tree/Bindings/display/
H A Dsimple-framebuffer.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/display/simple-framebuffer.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Hans de Goede <hdegoede@redhat.com>
13 A simple frame-buffer describes a frame-buffer setup by firmware or
19 sub-nodes of the chosen node (*). Simplefb nodes must be named
41 interaction, then the chosen node stdout-path property should point
46 It is advised that devicetree files contain pre-filled, disabled
48 mode information and enable them. This way if e.g. later on support
[all …]
/freebsd/crypto/openssl/crypto/sha/asm/
H A Dsha512-s390x.pl2 # Copyright 2007-2020 The OpenSSL Project Authors. All Rights Reserved.
33 # favour dual-issue z10 pipeline. Hardware SHA256/512 is ~4.7x faster
38 # Adapt for -m31 build. If kernel supports what's called "highgprs"
39 # feature on Linux [see /proc/cpuinfo], it's possible to use 64-bit
40 # instructions and achieve "64-bit" performance even in 31-bit legacy
42 # processor, as long as it's "z-CPU". Latter implies that the code
44 # perform 2.4x and SHA512 - 13x better than code generated by gcc 4.3.
53 $g="";
56 $g="g";
71 $G="%r11";
[all …]
H A Dsha512p8-ppc.pl2 # Copyright 2014-2020 The OpenSSL Project Authors. All Rights Reserved.
22 # ~60% faster than integer-only sha512-ppc.pl. To anchor to something
23 # else, SHA256 is 24% slower than sha1-ppc.pl and 2.5x slower than
24 # hardware-assisted aes-128-cbc encrypt. SHA512 is 20% faster than
25 # sha1-ppc.pl and 1.6x slower than aes-128-cbc. Another interesting
27 # "massively multi-threaded chip" and difference between single- and
28 # maximum multi-process benchmark results tells that utilization is
29 # whooping 94%. For sha512-ppc.pl we get [not unimpressive] 84% and
30 # for sha1-ppc.pl - 73%. 100% means that multi-process result equals
31 # to single-process one, given that all threads end up on the same
[all …]
H A Dsha512-armv8.pl2 # Copyright 2014-2020 The OpenSSL Project Authors. All Rights Reserved.
23 # SHA256-hw SHA256(*) SHA512
24 # Apple A7 1.97 10.5 (+33%) 6.73 (-1%(**))
25 # Cortex-A53 2.38 15.5 (+115%) 10.0 (+150%(***))
26 # Cortex-A57 2.31 11.6 (+86%) 7.51 (+260%(***))
28 # X-Gene 20.0 (+100%) 12.8 (+300%(***))
35 # (**) The result is a trade-off: it's possible to improve it by
37 # on Cortex-A53 (or by 4 cycles per round).
38 # (***) Super-impressive coefficients over gcc-generated code are
40 # generated with -mgeneral-regs-only is significantly faster
[all …]
H A Dsha1-s390x.pl2 # Copyright 2007-2020 The OpenSSL Project Authors. All Rights Reserved.
28 # instructions to favour dual-issue z10 pipeline. On z10 hardware is
33 # Adapt for -m31 build. If kernel supports what's called "highgprs"
34 # feature on Linux [see /proc/cpuinfo], it's possible to use 64-bit
35 # instructions and achieve "64-bit" performance even in 31-bit legacy
37 # processor, as long as it's "z-CPU". Latter implies that the code
50 $g="";
53 $g="g";
74 $stdframe=16*$SIZE_T+4*8;
75 $frame=$stdframe+16*4;
[all …]
/freebsd/crypto/openssl/crypto/
H A Ds390xcpuid.pl2 # Copyright 2009-2020 The OpenSSL Project Authors. All Rights Reserved.
16 $g="";
19 $g="g";
26 $stdframe=16*$SIZE_T+4*8;
35 .align 16
41 stg %r0,S390X_STFLE+16(%r4)
53 .size OPENSSL_s390x_facilities,.-OPENSSL_s390x_facilities
57 .align 16
89 tmhl %r2,0x4000 # check for message-security-assist
112 tmhh %r3,0x0008 # check for message-security-assist-3
[all …]
/freebsd/sys/sys/
H A Dioccom.h1 /*-
2 * SPDX-License-Identifier: BSD-3-Clause
40 * 31 29 28 16 15 8 7 0
41 * +---------------------------------------------------------------+
43 * +---------------------------------------------------------------+
46 #define IOCPARM_MASK ((1 << IOCPARM_SHIFT) - 1) /* parameter length mask */
47 #define IOCPARM_LEN(x) (((x) >> 16) & IOCPARM_MASK)
48 #define IOCBASECMD(x) ((x) & ~(IOCPARM_MASK << 16))
60 ((inout) | (((len) & IOCPARM_MASK) << 16) | ((group) << 8) | (num)))
61 #define _IO(g,n) _IOC(IOC_VOID, (g), (n), 0) argument
[all …]
/freebsd/contrib/llvm-project/compiler-rt/lib/tsan/rtl/
H A Dtsan_md5.cpp1 //===-- tsan_md5.cpp ------------------------------------------------------===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
11 //===----------------------------------------------------------------------===//
17 #define G(x, y, z) ((y) ^ ((z) & ((x) ^ (y)))) macro
23 (a) = (((a) << (s)) | (((a) & 0xffffffff) >> (32 - (s)))); \
38 MD5_u32plus block[16];
46 a = ctx->a; in body()
47 b = ctx->b; in body()
48 c = ctx->c; in body()
[all …]
/freebsd/contrib/spleen/
H A DChangeLog1 Spleen 2.0.0 (2023-05-28)
3 - Add full support for CP437 (IBM PC) in the 8x16, 16x32, and 32x64 versions
4 - Add a cp437 directory with BDF files using the IBM Code page 437 encoding
5 - Add a DOS version, as a COM file (SPLEEN.COM) setting the font to Spleen
6 - Add various arrows and triangle-headed arrows in the 8x16, 16x32, and
8 - Shift bullet character at correct position (U+2022) in the 32x64 version
9 - Add union symbol in the 8x16, 16x32, and 32x64 versions
10 - Do not remove specimen.png in the clean target
14 Spleen 1.9.3 (2023-04-07)
16 - Add a 'fon' target to generate FON files for all sizes using FontForge
[all …]
/freebsd/sys/contrib/libsodium/src/libsodium/crypto_generichash/blake2b/ref/
H A Dblake2b-compress-ref.c15 static const uint8_t blake2b_sigma[12][16] = {
33 uint64_t m[16]; in blake2b_compress_ref()
34 uint64_t v[16]; in blake2b_compress_ref()
37 for (i = 0; i < 16; ++i) { in blake2b_compress_ref()
41 v[i] = S->h[i]; in blake2b_compress_ref()
47 v[12] = S->t[0] ^ blake2b_IV[4]; in blake2b_compress_ref()
48 v[13] = S->t[1] ^ blake2b_IV[5]; in blake2b_compress_ref()
49 v[14] = S->f[0] ^ blake2b_IV[6]; in blake2b_compress_ref()
50 v[15] = S->f[1] ^ blake2b_IV[7]; in blake2b_compress_ref()
51 #define G(r, i, a, b, c, d) \ in blake2b_compress_ref() macro
[all …]
/freebsd/crypto/openssh/regress/
H A Drekey.sh8 rm -f ${LOG}
17 if ! test -z "$_kexopts" ; then
20 _opts="$_opts -o$_kexopt"
22 rm -f ${COPY} ${LOG}
23 _opts="$_opts -oCompression=no"
24 ${SSH} <${DATA} $_opts -v -F $OBJ/ssh_proxy somehost "cat > ${COPY}"
25 if [ $? -ne 0 ]; then
29 n=`grep 'NEWKEYS sent' ${LOG} | wc -l`
30 n=`expr $n - 1`
32 if [ $n -lt 1 ]; then
[all …]
/freebsd/contrib/bearssl/src/hash/
H A Dsha2small.c30 #define ROTR(x, n) (((uint32_t)(x) << (32 - (n))) | ((uint32_t)(x) >> (n)))
73 #define SHA2_STEP(A, B, C, D, E, F, G, H, j) do { \ in br_sha2small_round() argument
75 T1 = H + BSG2_1(E) + CH(E, F, G) + K[j] + w[j]; \ in br_sha2small_round()
82 uint32_t a, b, c, d, e, f, g, h; in br_sha2small_round() local
85 br_range_dec32be(w, 16, buf); in br_sha2small_round()
86 for (i = 16; i < 64; i ++) { in br_sha2small_round()
87 w[i] = SSG2_1(w[i - 2]) + w[i - 7] in br_sha2small_round()
88 + SSG2_0(w[i - 15]) + w[i - 16]; in br_sha2small_round()
96 g = val[6]; in br_sha2small_round()
99 SHA2_STEP(a, b, c, d, e, f, g, h, i + 0); in br_sha2small_round()
[all …]

12345678910>>...43