1 // SPDX-License-Identifier: GPL-2.0
2 /*
3 * Copyright IBM Corp. 2004, 2011
4 * Author(s): Martin Schwidefsky <schwidefsky@de.ibm.com>,
5 * Holger Smolinski <Holger.Smolinski@de.ibm.com>,
6 * Thomas Spatzier <tspat@de.ibm.com>,
7 *
8 * This file contains interrupt related functions.
9 */
10
11 #include <linux/kernel_stat.h>
12 #include <linux/interrupt.h>
13 #include <linux/seq_file.h>
14 #include <linux/proc_fs.h>
15 #include <linux/profile.h>
16 #include <linux/export.h>
17 #include <linux/kernel.h>
18 #include <linux/ftrace.h>
19 #include <linux/errno.h>
20 #include <linux/slab.h>
21 #include <linux/init.h>
22 #include <linux/cpu.h>
23 #include <linux/irq.h>
24 #include <linux/entry-common.h>
25 #include <asm/irq_regs.h>
26 #include <asm/cputime.h>
27 #include <asm/lowcore.h>
28 #include <asm/irq.h>
29 #include <asm/hw_irq.h>
30 #include <asm/stacktrace.h>
31 #include <asm/softirq_stack.h>
32 #include <asm/vtime.h>
33 #include "entry.h"
34
35 DEFINE_PER_CPU_SHARED_ALIGNED(struct irq_stat, irq_stat);
36 EXPORT_PER_CPU_SYMBOL_GPL(irq_stat);
37
38 struct irq_class {
39 int irq;
40 char *name;
41 char *desc;
42 };
43
44 /*
45 * The list of "main" irq classes on s390. This is the list of interrupts
46 * that appear both in /proc/stat ("intr" line) and /proc/interrupts.
47 * Historically only external and I/O interrupts have been part of /proc/stat.
48 * We can't add the split external and I/O sub classes since the first field
49 * in the "intr" line in /proc/stat is supposed to be the sum of all other
50 * fields.
51 * Since the external and I/O interrupt fields are already sums we would end
52 * up with having a sum which accounts each interrupt twice.
53 */
54 static const struct irq_class irqclass_main_desc[NR_IRQS_BASE] = {
55 {.irq = EXT_INTERRUPT, .name = "EXT"},
56 {.irq = IO_INTERRUPT, .name = "I/O"},
57 {.irq = THIN_INTERRUPT, .name = "AIO"},
58 };
59
60 /*
61 * The list of split external and I/O interrupts that appear only in
62 * /proc/interrupts.
63 * In addition this list contains non external / I/O events like NMIs.
64 */
65 static const struct irq_class irqclass_sub_desc[] = {
66 {.irq = IRQEXT_CLK, .name = "CLK", .desc = "[EXT] Clock Comparator"},
67 {.irq = IRQEXT_EXC, .name = "EXC", .desc = "[EXT] External Call"},
68 {.irq = IRQEXT_EMS, .name = "EMS", .desc = "[EXT] Emergency Signal"},
69 {.irq = IRQEXT_TMR, .name = "TMR", .desc = "[EXT] CPU Timer"},
70 {.irq = IRQEXT_TLA, .name = "TAL", .desc = "[EXT] Timing Alert"},
71 {.irq = IRQEXT_PFL, .name = "PFL", .desc = "[EXT] Pseudo Page Fault"},
72 {.irq = IRQEXT_DSD, .name = "DSD", .desc = "[EXT] DASD Diag"},
73 {.irq = IRQEXT_VRT, .name = "VRT", .desc = "[EXT] Virtio"},
74 {.irq = IRQEXT_SCP, .name = "SCP", .desc = "[EXT] Service Call"},
75 {.irq = IRQEXT_IUC, .name = "IUC", .desc = "[EXT] IUCV"},
76 {.irq = IRQEXT_CMS, .name = "CMS", .desc = "[EXT] CPU-Measurement: Sampling"},
77 {.irq = IRQEXT_CMC, .name = "CMC", .desc = "[EXT] CPU-Measurement: Counter"},
78 {.irq = IRQEXT_FTP, .name = "FTP", .desc = "[EXT] HMC FTP Service"},
79 {.irq = IRQIO_CIO, .name = "CIO", .desc = "[I/O] Common I/O Layer Interrupt"},
80 {.irq = IRQIO_DAS, .name = "DAS", .desc = "[I/O] DASD"},
81 {.irq = IRQIO_C15, .name = "C15", .desc = "[I/O] 3215"},
82 {.irq = IRQIO_C70, .name = "C70", .desc = "[I/O] 3270"},
83 {.irq = IRQIO_TAP, .name = "TAP", .desc = "[I/O] Tape"},
84 {.irq = IRQIO_VMR, .name = "VMR", .desc = "[I/O] Unit Record Devices"},
85 {.irq = IRQIO_LCS, .name = "LCS", .desc = "[I/O] LCS"},
86 {.irq = IRQIO_CTC, .name = "CTC", .desc = "[I/O] CTC"},
87 {.irq = IRQIO_ADM, .name = "ADM", .desc = "[I/O] EADM Subchannel"},
88 {.irq = IRQIO_CSC, .name = "CSC", .desc = "[I/O] CHSC Subchannel"},
89 {.irq = IRQIO_VIR, .name = "VIR", .desc = "[I/O] Virtual I/O Devices"},
90 {.irq = IRQIO_QAI, .name = "QAI", .desc = "[AIO] QDIO Adapter Interrupt"},
91 {.irq = IRQIO_APB, .name = "APB", .desc = "[AIO] AP Bus"},
92 {.irq = IRQIO_PCF, .name = "PCF", .desc = "[AIO] PCI Floating Interrupt"},
93 {.irq = IRQIO_PCD, .name = "PCD", .desc = "[AIO] PCI Directed Interrupt"},
94 {.irq = IRQIO_MSI, .name = "MSI", .desc = "[AIO] MSI Interrupt"},
95 {.irq = IRQIO_VAI, .name = "VAI", .desc = "[AIO] Virtual I/O Devices AI"},
96 {.irq = IRQIO_GAL, .name = "GAL", .desc = "[AIO] GIB Alert"},
97 {.irq = NMI_NMI, .name = "NMI", .desc = "[NMI] Machine Check"},
98 {.irq = CPU_RST, .name = "RST", .desc = "[CPU] CPU Restart"},
99 };
100
do_IRQ(struct pt_regs * regs,int irq)101 static void do_IRQ(struct pt_regs *regs, int irq)
102 {
103 if (tod_after_eq(get_lowcore()->int_clock,
104 get_lowcore()->clock_comparator))
105 /* Serve timer interrupts first. */
106 clock_comparator_work();
107 generic_handle_irq(irq);
108 }
109
on_async_stack(void)110 static int on_async_stack(void)
111 {
112 unsigned long frame = current_frame_address();
113
114 return ((get_lowcore()->async_stack ^ frame) & ~(THREAD_SIZE - 1)) == 0;
115 }
116
do_irq_async(struct pt_regs * regs,int irq)117 static void do_irq_async(struct pt_regs *regs, int irq)
118 {
119 if (on_async_stack()) {
120 do_IRQ(regs, irq);
121 } else {
122 call_on_stack(2, get_lowcore()->async_stack, void, do_IRQ,
123 struct pt_regs *, regs, int, irq);
124 }
125 }
126
irq_pending(struct pt_regs * regs)127 static int irq_pending(struct pt_regs *regs)
128 {
129 int cc;
130
131 asm volatile("tpi 0\n"
132 "ipm %0" : "=d" (cc) : : "cc");
133 return cc >> 28;
134 }
135
do_io_irq(struct pt_regs * regs)136 void noinstr do_io_irq(struct pt_regs *regs)
137 {
138 irqentry_state_t state = irqentry_enter(regs);
139 struct pt_regs *old_regs = set_irq_regs(regs);
140 bool from_idle;
141
142 irq_enter_rcu();
143
144 if (user_mode(regs)) {
145 update_timer_sys();
146 if (static_branch_likely(&cpu_has_bear))
147 current->thread.last_break = regs->last_break;
148 }
149
150 from_idle = test_and_clear_cpu_flag(CIF_ENABLED_WAIT);
151 if (from_idle)
152 account_idle_time_irq();
153
154 set_cpu_flag(CIF_NOHZ_DELAY);
155 do {
156 regs->tpi_info = get_lowcore()->tpi_info;
157 if (get_lowcore()->tpi_info.adapter_IO)
158 do_irq_async(regs, THIN_INTERRUPT);
159 else
160 do_irq_async(regs, IO_INTERRUPT);
161 } while (MACHINE_IS_LPAR && irq_pending(regs));
162
163 irq_exit_rcu();
164
165 set_irq_regs(old_regs);
166 irqentry_exit(regs, state);
167
168 if (from_idle)
169 regs->psw.mask &= ~(PSW_MASK_EXT | PSW_MASK_IO | PSW_MASK_WAIT);
170 }
171
do_ext_irq(struct pt_regs * regs)172 void noinstr do_ext_irq(struct pt_regs *regs)
173 {
174 irqentry_state_t state = irqentry_enter(regs);
175 struct pt_regs *old_regs = set_irq_regs(regs);
176 bool from_idle;
177
178 irq_enter_rcu();
179
180 if (user_mode(regs)) {
181 update_timer_sys();
182 if (static_branch_likely(&cpu_has_bear))
183 current->thread.last_break = regs->last_break;
184 }
185
186 regs->int_code = get_lowcore()->ext_int_code_addr;
187 regs->int_parm = get_lowcore()->ext_params;
188 regs->int_parm_long = get_lowcore()->ext_params2;
189
190 from_idle = test_and_clear_cpu_flag(CIF_ENABLED_WAIT);
191 if (from_idle)
192 account_idle_time_irq();
193
194 do_irq_async(regs, EXT_INTERRUPT);
195
196 irq_exit_rcu();
197 set_irq_regs(old_regs);
198 irqentry_exit(regs, state);
199
200 if (from_idle)
201 regs->psw.mask &= ~(PSW_MASK_EXT | PSW_MASK_IO | PSW_MASK_WAIT);
202 }
203
show_msi_interrupt(struct seq_file * p,int irq)204 static void show_msi_interrupt(struct seq_file *p, int irq)
205 {
206 struct irq_desc *desc;
207 unsigned long flags;
208 int cpu;
209
210 rcu_read_lock();
211 desc = irq_to_desc(irq);
212 if (!desc)
213 goto out;
214
215 raw_spin_lock_irqsave(&desc->lock, flags);
216 seq_printf(p, "%3d: ", irq);
217 for_each_online_cpu(cpu)
218 seq_printf(p, "%10u ", irq_desc_kstat_cpu(desc, cpu));
219
220 if (desc->irq_data.chip)
221 seq_printf(p, " %8s", desc->irq_data.chip->name);
222
223 if (desc->action)
224 seq_printf(p, " %s", desc->action->name);
225
226 seq_putc(p, '\n');
227 raw_spin_unlock_irqrestore(&desc->lock, flags);
228 out:
229 rcu_read_unlock();
230 }
231
232 /*
233 * show_interrupts is needed by /proc/interrupts.
234 */
show_interrupts(struct seq_file * p,void * v)235 int show_interrupts(struct seq_file *p, void *v)
236 {
237 int index = *(loff_t *) v;
238 int cpu, irq;
239
240 cpus_read_lock();
241 if (index == 0) {
242 seq_puts(p, " ");
243 for_each_online_cpu(cpu)
244 seq_printf(p, "CPU%-8d", cpu);
245 seq_putc(p, '\n');
246 }
247 if (index < NR_IRQS_BASE) {
248 seq_printf(p, "%s: ", irqclass_main_desc[index].name);
249 irq = irqclass_main_desc[index].irq;
250 for_each_online_cpu(cpu)
251 seq_printf(p, "%10u ", kstat_irqs_cpu(irq, cpu));
252 seq_putc(p, '\n');
253 goto out;
254 }
255 if (index < nr_irqs) {
256 show_msi_interrupt(p, index);
257 goto out;
258 }
259 for (index = 0; index < NR_ARCH_IRQS; index++) {
260 seq_printf(p, "%s: ", irqclass_sub_desc[index].name);
261 irq = irqclass_sub_desc[index].irq;
262 for_each_online_cpu(cpu)
263 seq_printf(p, "%10u ",
264 per_cpu(irq_stat, cpu).irqs[irq]);
265 if (irqclass_sub_desc[index].desc)
266 seq_printf(p, " %s", irqclass_sub_desc[index].desc);
267 seq_putc(p, '\n');
268 }
269 out:
270 cpus_read_unlock();
271 return 0;
272 }
273
arch_dynirq_lower_bound(unsigned int from)274 unsigned int arch_dynirq_lower_bound(unsigned int from)
275 {
276 return from < NR_IRQS_BASE ? NR_IRQS_BASE : from;
277 }
278
279 /*
280 * ext_int_hash[index] is the list head for all external interrupts that hash
281 * to this index.
282 */
283 static struct hlist_head ext_int_hash[32] ____cacheline_aligned;
284
285 struct ext_int_info {
286 ext_int_handler_t handler;
287 struct hlist_node entry;
288 struct rcu_head rcu;
289 u16 code;
290 };
291
292 /* ext_int_hash_lock protects the handler lists for external interrupts */
293 static DEFINE_SPINLOCK(ext_int_hash_lock);
294
ext_hash(u16 code)295 static inline int ext_hash(u16 code)
296 {
297 BUILD_BUG_ON(!is_power_of_2(ARRAY_SIZE(ext_int_hash)));
298
299 return (code + (code >> 9)) & (ARRAY_SIZE(ext_int_hash) - 1);
300 }
301
register_external_irq(u16 code,ext_int_handler_t handler)302 int register_external_irq(u16 code, ext_int_handler_t handler)
303 {
304 struct ext_int_info *p;
305 unsigned long flags;
306 int index;
307
308 p = kmalloc(sizeof(*p), GFP_ATOMIC);
309 if (!p)
310 return -ENOMEM;
311 p->code = code;
312 p->handler = handler;
313 index = ext_hash(code);
314
315 spin_lock_irqsave(&ext_int_hash_lock, flags);
316 hlist_add_head_rcu(&p->entry, &ext_int_hash[index]);
317 spin_unlock_irqrestore(&ext_int_hash_lock, flags);
318 return 0;
319 }
320 EXPORT_SYMBOL(register_external_irq);
321
unregister_external_irq(u16 code,ext_int_handler_t handler)322 int unregister_external_irq(u16 code, ext_int_handler_t handler)
323 {
324 struct ext_int_info *p;
325 unsigned long flags;
326 int index = ext_hash(code);
327
328 spin_lock_irqsave(&ext_int_hash_lock, flags);
329 hlist_for_each_entry_rcu(p, &ext_int_hash[index], entry) {
330 if (p->code == code && p->handler == handler) {
331 hlist_del_rcu(&p->entry);
332 kfree_rcu(p, rcu);
333 }
334 }
335 spin_unlock_irqrestore(&ext_int_hash_lock, flags);
336 return 0;
337 }
338 EXPORT_SYMBOL(unregister_external_irq);
339
do_ext_interrupt(int irq,void * dummy)340 static irqreturn_t do_ext_interrupt(int irq, void *dummy)
341 {
342 struct pt_regs *regs = get_irq_regs();
343 struct ext_code ext_code;
344 struct ext_int_info *p;
345 int index;
346
347 ext_code.int_code = regs->int_code;
348 if (ext_code.code != EXT_IRQ_CLK_COMP)
349 set_cpu_flag(CIF_NOHZ_DELAY);
350
351 index = ext_hash(ext_code.code);
352 rcu_read_lock();
353 hlist_for_each_entry_rcu(p, &ext_int_hash[index], entry) {
354 if (unlikely(p->code != ext_code.code))
355 continue;
356 p->handler(ext_code, regs->int_parm, regs->int_parm_long);
357 }
358 rcu_read_unlock();
359 return IRQ_HANDLED;
360 }
361
init_ext_interrupts(void)362 static void __init init_ext_interrupts(void)
363 {
364 int idx;
365
366 for (idx = 0; idx < ARRAY_SIZE(ext_int_hash); idx++)
367 INIT_HLIST_HEAD(&ext_int_hash[idx]);
368
369 irq_set_chip_and_handler(EXT_INTERRUPT,
370 &dummy_irq_chip, handle_percpu_irq);
371 if (request_irq(EXT_INTERRUPT, do_ext_interrupt, 0, "EXT", NULL))
372 panic("Failed to register EXT interrupt\n");
373 }
374
init_IRQ(void)375 void __init init_IRQ(void)
376 {
377 BUILD_BUG_ON(ARRAY_SIZE(irqclass_sub_desc) != NR_ARCH_IRQS);
378 init_cio_interrupts();
379 init_airq_interrupts();
380 init_ext_interrupts();
381 }
382
383 static DEFINE_SPINLOCK(irq_subclass_lock);
384 static unsigned char irq_subclass_refcount[64];
385
irq_subclass_register(enum irq_subclass subclass)386 void irq_subclass_register(enum irq_subclass subclass)
387 {
388 spin_lock(&irq_subclass_lock);
389 if (!irq_subclass_refcount[subclass])
390 system_ctl_set_bit(0, subclass);
391 irq_subclass_refcount[subclass]++;
392 spin_unlock(&irq_subclass_lock);
393 }
394 EXPORT_SYMBOL(irq_subclass_register);
395
irq_subclass_unregister(enum irq_subclass subclass)396 void irq_subclass_unregister(enum irq_subclass subclass)
397 {
398 spin_lock(&irq_subclass_lock);
399 irq_subclass_refcount[subclass]--;
400 if (!irq_subclass_refcount[subclass])
401 system_ctl_clear_bit(0, subclass);
402 spin_unlock(&irq_subclass_lock);
403 }
404 EXPORT_SYMBOL(irq_subclass_unregister);
405