Home
last modified time | relevance | path

Searched defs:reg_addr (Results 1 – 19 of 19) sorted by relevance

/titanic_41/usr/src/uts/common/io/chxge/com/
H A Dch_subr.c277 int reg_addr, unsigned int *val) in fpga_mdio_read()
296 int reg_addr, unsigned int val) in fpga_mdio_write()
360 int reg_addr, unsigned int *valp) in mi1_mdio_read()
378 int reg_addr, unsigned int val) in mi1_mdio_write()
433 int reg_addr, unsigned int *valp) in mi1_mdio_ext_read()
458 int reg_addr, unsigned int val) in mi1_mdio_ext_write()
/titanic_41/usr/src/uts/sun4u/io/
H A Diocache.c185 volatile uint64_t *reg_addr; in sync_stream_buf() local
/titanic_41/usr/src/uts/common/io/bnxe/577xx/hsi/hw/include/
H A Dhw_dump.h242 struct reg_addr { struct
264 static const struct reg_addr reg_addrs[] = { argument
/titanic_41/usr/src/uts/sun4u/sys/
H A Dpmubus.h47 uint64_t reg_addr; member
/titanic_41/usr/src/grub/grub-0.97/netboot/
H A De1000.c2814 uint32_t reg_addr,
2836 uint32_t reg_addr,
2917 uint32_t reg_addr,
2939 uint32_t reg_addr,
/titanic_41/usr/src/uts/common/io/bnxe/577xx/drivers/common/lm/fw/
H A Dbnxe_fw_funcs.c48 u32_t reg_addr, reg_bit_map, vnic; in ecore_map_q_cos() local
/titanic_41/usr/src/uts/common/io/ixgbe/
H A Dixgbe_phy.c278 s32 ixgbe_read_phy_reg_generic(struct ixgbe_hw *hw, u32 reg_addr, in ixgbe_read_phy_reg_generic()
378 s32 ixgbe_write_phy_reg_generic(struct ixgbe_hw *hw, u32 reg_addr, in ixgbe_write_phy_reg_generic()
H A Dixgbe_api.c450 s32 ixgbe_read_phy_reg(struct ixgbe_hw *hw, u32 reg_addr, u32 device_type, in ixgbe_read_phy_reg()
476 s32 ixgbe_write_phy_reg(struct ixgbe_hw *hw, u32 reg_addr, u32 device_type, in ixgbe_write_phy_reg()
/titanic_41/usr/src/uts/common/io/bnxe/577xx/drivers/common/lm/device/
H A Dlm_phy.c75 u32 elink_cb_reg_read(struct elink_dev *cb, u32 reg_addr ) in elink_cb_reg_read()
80 void elink_cb_reg_write(struct elink_dev *cb, u32 reg_addr, u32 val ) in elink_cb_reg_write()
/titanic_41/usr/src/uts/common/io/audio/drv/audiots/
H A Daudiots.c1151 uint16_t *reg_addr = &state->ts_regs->aud_regs.ap_acrdwr_reg; in audiots_set_ac97() local
/titanic_41/usr/src/uts/sun4u/io/i2c/nexus/
H A Dsmbus.c737 uint8_t *reg_addr = smbus->smbus_regaddr; in smbus_put() local
/titanic_41/usr/src/uts/common/io/i40e/core/
H A Di40e_common.c3214 u32 reg_addr, u64 *reg_val, in i40e_aq_debug_read_register()
3249 u32 reg_addr, u64 reg_val, in i40e_aq_debug_write_register()
6457 u32 reg_addr, u32 *reg_val, in i40e_aq_rx_ctl_read_register()
6485 u32 i40e_read_rx_ctl(struct i40e_hw *hw, u32 reg_addr) in i40e_read_rx_ctl()
6521 u32 reg_addr, u32 reg_val, in i40e_aq_rx_ctl_write_register()
6545 void i40e_write_rx_ctl(struct i40e_hw *hw, u32 reg_addr, u32 reg_val) in i40e_write_rx_ctl()
/titanic_41/usr/src/lib/udapl/libdat/include/dat/
H A Dudat_redirection.h59 lmr, lmr_context, rmr_context, reg_len, reg_addr) \ argument
/titanic_41/usr/src/uts/sun4u/io/pci/
H A Dpcisch.c1071 volatile uint64_t *reg_addr = sc_p->sc_ctx_match_reg + ctx; in pci_sc_ctx_inv() local
/titanic_41/usr/src/uts/common/io/e1000api/
H A De1000_ich8lan.c2078 u16 word_addr, reg_data, reg_addr, phy_page = 0; in e1000_sw_lcd_config_ich8lan() local
/titanic_41/usr/src/uts/common/io/bnxe/577xx/hsi/mcp/
H A Dnvm_map.h621 u32_t reg_addr; member
/titanic_41/usr/src/uts/common/io/cxgbe/common/
H A Dt4_regs.h29 #define MYPF_REG(reg_addr) (MYPF_BASE + (reg_addr)) argument
32 #define PF0_REG(reg_addr) (PF0_BASE + (reg_addr)) argument
35 #define PF1_REG(reg_addr) (PF1_BASE + (reg_addr)) argument
38 #define PF2_REG(reg_addr) (PF2_BASE + (reg_addr)) argument
41 #define PF3_REG(reg_addr) (PF3_BASE + (reg_addr)) argument
44 #define PF4_REG(reg_addr) (PF4_BASE + (reg_addr)) argument
47 #define PF5_REG(reg_addr) (PF5_BASE + (reg_addr)) argument
50 #define PF6_REG(reg_addr) (PF6_BASE + (reg_addr)) argument
53 #define PF7_REG(reg_addr) (PF7_BASE + (reg_addr)) argument
60 #define MYPORT_REG(reg_addr) (MYPORT_BASE + (reg_addr)) argument
[all …]
/titanic_41/usr/src/uts/common/io/ntxn/
H A Dunm_inc.h984 reg_addr:5, /* which mgmt register we want to talk to */ member
/titanic_41/usr/src/uts/common/sys/nxge/
H A Dnxge_mac_hw.h1325 uint32_t reg_addr : 5; member