Home
last modified time | relevance | path

Searched defs:dev_priv (Results 1 – 25 of 165) sorted by relevance

1234567

/linux/drivers/gpu/drm/xe/compat-i915-headers/
H A Di915_drv.h26 #define INTEL_INFO(dev_priv) (&((dev_priv)->info)) argument
27 #define IS_I830(dev_priv) (dev_priv && 0) argument
28 #define IS_I845G(dev_priv) (dev_priv && 0) argument
29 #define IS_I85X(dev_priv) (dev_priv && 0) argument
30 #define IS_I865G(dev_priv) (dev_priv argument
31 IS_I915G(dev_priv) global() argument
32 IS_I915GM(dev_priv) global() argument
33 IS_I945G(dev_priv) global() argument
34 IS_I945GM(dev_priv) global() argument
35 IS_I965G(dev_priv) global() argument
36 IS_I965GM(dev_priv) global() argument
37 IS_G45(dev_priv) global() argument
38 IS_GM45(dev_priv) global() argument
39 IS_G4X(dev_priv) global() argument
40 IS_PINEVIEW(dev_priv) global() argument
41 IS_G33(dev_priv) global() argument
42 IS_IRONLAKE(dev_priv) global() argument
43 IS_IRONLAKE_M(dev_priv) global() argument
44 IS_SANDYBRIDGE(dev_priv) global() argument
45 IS_IVYBRIDGE(dev_priv) global() argument
46 IS_IVB_GT1(dev_priv) global() argument
47 IS_VALLEYVIEW(dev_priv) global() argument
48 IS_CHERRYVIEW(dev_priv) global() argument
49 IS_HASWELL(dev_priv) global() argument
50 IS_BROADWELL(dev_priv) global() argument
51 IS_SKYLAKE(dev_priv) global() argument
52 IS_BROXTON(dev_priv) global() argument
53 IS_KABYLAKE(dev_priv) global() argument
54 IS_GEMINILAKE(dev_priv) global() argument
55 IS_COFFEELAKE(dev_priv) global() argument
56 IS_COMETLAKE(dev_priv) global() argument
57 IS_ICELAKE(dev_priv) global() argument
58 IS_JASPERLAKE(dev_priv) global() argument
59 IS_ELKHARTLAKE(dev_priv) global() argument
60 IS_TIGERLAKE(dev_priv) global() argument
61 IS_ROCKETLAKE(dev_priv) global() argument
62 IS_DG1(dev_priv) global() argument
63 IS_ALDERLAKE_S(dev_priv) global() argument
64 IS_ALDERLAKE_P(dev_priv) global() argument
66 IS_DG2(dev_priv) global() argument
67 IS_METEORLAKE(dev_priv) global() argument
68 IS_LUNARLAKE(dev_priv) global() argument
69 IS_BATTLEMAGE(dev_priv) global() argument
70 IS_PANTHERLAKE(dev_priv) global() argument
72 IS_HASWELL_ULT(dev_priv) global() argument
73 IS_BROADWELL_ULT(dev_priv) global() argument
74 IS_BROADWELL_ULX(dev_priv) global() argument
[all...]
/linux/drivers/gpu/drm/i915/
H A Di915_irq.c134 struct drm_i915_private *dev_priv = ivb_parity_work() local
209 struct drm_i915_private *dev_priv = arg; valleyview_irq_handler() local
295 struct drm_i915_private *dev_priv = arg; cherryview_irq_handler() local
469 struct drm_i915_private *dev_priv = arg; gen8_irq_handler() local
618 ibx_irq_reset(struct drm_i915_private * dev_priv) ibx_irq_reset() argument
633 ilk_irq_reset(struct drm_i915_private * dev_priv) ilk_irq_reset() argument
653 valleyview_irq_reset(struct drm_i915_private * dev_priv) valleyview_irq_reset() argument
665 gen8_irq_reset(struct drm_i915_private * dev_priv) gen8_irq_reset() argument
680 gen11_irq_reset(struct drm_i915_private * dev_priv) gen11_irq_reset() argument
694 dg1_irq_reset(struct drm_i915_private * dev_priv) dg1_irq_reset() argument
713 cherryview_irq_reset(struct drm_i915_private * dev_priv) cherryview_irq_reset() argument
729 ilk_irq_postinstall(struct drm_i915_private * dev_priv) ilk_irq_postinstall() argument
736 valleyview_irq_postinstall(struct drm_i915_private * dev_priv) valleyview_irq_postinstall() argument
748 gen8_irq_postinstall(struct drm_i915_private * dev_priv) gen8_irq_postinstall() argument
756 gen11_irq_postinstall(struct drm_i915_private * dev_priv) gen11_irq_postinstall() argument
771 dg1_irq_postinstall(struct drm_i915_private * dev_priv) dg1_irq_postinstall() argument
789 cherryview_irq_postinstall(struct drm_i915_private * dev_priv) cherryview_irq_postinstall() argument
822 i9xx_error_irq_ack(struct drm_i915_private * dev_priv,u32 * eir,u32 * eir_stuck) i9xx_error_irq_ack() argument
849 i9xx_error_irq_handler(struct drm_i915_private * dev_priv,u32 eir,u32 eir_stuck) i9xx_error_irq_handler() argument
862 i915_irq_reset(struct drm_i915_private * dev_priv) i915_irq_reset() argument
872 i915_irq_postinstall(struct drm_i915_private * dev_priv) i915_irq_postinstall() argument
914 struct drm_i915_private *dev_priv = arg; i915_irq_handler() local
967 i965_irq_reset(struct drm_i915_private * dev_priv) i965_irq_reset() argument
996 i965_irq_postinstall(struct drm_i915_private * dev_priv) i965_irq_postinstall() argument
1036 struct drm_i915_private *dev_priv = arg; i965_irq_handler() local
1100 intel_irq_init(struct drm_i915_private * dev_priv) intel_irq_init() argument
1127 intel_irq_handler(struct drm_i915_private * dev_priv) intel_irq_handler() argument
1150 intel_irq_reset(struct drm_i915_private * dev_priv) intel_irq_reset() argument
1173 intel_irq_postinstall(struct drm_i915_private * dev_priv) intel_irq_postinstall() argument
1207 intel_irq_install(struct drm_i915_private * dev_priv) intel_irq_install() argument
1240 intel_irq_uninstall(struct drm_i915_private * dev_priv) intel_irq_uninstall() argument
1281 intel_irqs_enabled(struct drm_i915_private * dev_priv) intel_irqs_enabled() argument
[all...]
H A Dintel_gvt.c52 static bool is_supported_device(struct drm_i915_private *dev_priv) in is_supported_device() argument
70 static void free_initial_hw_state(struct drm_i915_private *dev_priv) in free_initial_hw_state() argument
84 struct drm_i915_private *dev_priv in save_mmio() local
104 save_initial_hw_state(struct drm_i915_private * dev_priv) save_initial_hw_state() argument
149 intel_gvt_init_device(struct drm_i915_private * dev_priv) intel_gvt_init_device() argument
183 intel_gvt_clean_device(struct drm_i915_private * dev_priv) intel_gvt_clean_device() argument
192 struct drm_i915_private *dev_priv; intel_gvt_set_ops() local
211 struct drm_i915_private *dev_priv; intel_gvt_clear_ops() local
237 intel_gvt_init(struct drm_i915_private * dev_priv) intel_gvt_init() argument
259 intel_gvt_driver_remove(struct drm_i915_private * dev_priv) intel_gvt_driver_remove() argument
275 intel_gvt_resume(struct drm_i915_private * dev_priv) intel_gvt_resume() argument
[all...]
H A Di915_vgpu.c62 void intel_vgpu_detect(struct drm_i915_private *dev_priv) in intel_vgpu_detect()
117 bool intel_vgpu_active(struct drm_i915_private *dev_priv) in intel_vgpu_active()
122 bool intel_vgpu_has_full_ppgtt(struct drm_i915_private *dev_priv) in intel_vgpu_has_full_ppgtt()
127 bool intel_vgpu_has_hwsp_emulation(struct drm_i915_private *dev_priv) in intel_vgpu_has_hwsp_emulation()
132 bool intel_vgpu_has_huge_gtt(struct drm_i915_private *dev_priv) in intel_vgpu_has_huge_gtt()
151 struct drm_i915_private *dev_priv = ggtt->vm.i915; in vgt_deballoon_space() local
174 struct drm_i915_private *dev_priv = ggtt->vm.i915; in intel_vgt_deballoon() local
190 struct drm_i915_private *dev_priv = ggtt->vm.i915; in vgt_balloon_space() local
255 struct drm_i915_private *dev_priv = ggtt->vm.i915; in intel_vgt_balloon() local
H A Di915_driver.c116 i915_workqueues_init(struct drm_i915_private * dev_priv) i915_workqueues_init() argument
162 i915_workqueues_cleanup(struct drm_i915_private * dev_priv) i915_workqueues_cleanup() argument
179 intel_detect_preproduction_hw(struct drm_i915_private * dev_priv) intel_detect_preproduction_hw() argument
223 i915_driver_early_probe(struct drm_i915_private * dev_priv) i915_driver_early_probe() argument
290 i915_driver_late_release(struct drm_i915_private * dev_priv) i915_driver_late_release() argument
318 i915_driver_mmio_probe(struct drm_i915_private * dev_priv) i915_driver_mmio_probe() argument
369 i915_driver_mmio_release(struct drm_i915_private * dev_priv) i915_driver_mmio_release() argument
465 i915_driver_hw_probe(struct drm_i915_private * dev_priv) i915_driver_hw_probe() argument
604 i915_driver_hw_remove(struct drm_i915_private * dev_priv) i915_driver_hw_remove() argument
624 i915_driver_register(struct drm_i915_private * dev_priv) i915_driver_register() argument
670 i915_driver_unregister(struct drm_i915_private * dev_priv) i915_driver_unregister() argument
708 i915_welcome_messages(struct drm_i915_private * dev_priv) i915_welcome_messages() argument
915 struct drm_i915_private *dev_priv = to_i915(dev); i915_driver_release() local
1016 suspend_to_idle(struct drm_i915_private * dev_priv) suspend_to_idle() argument
1049 struct drm_i915_private *dev_priv = to_i915(dev); i915_drm_suspend() local
1099 struct drm_i915_private *dev_priv = to_i915(dev); i915_drm_suspend_late() local
1171 struct drm_i915_private *dev_priv = to_i915(dev); i915_drm_resume() local
1258 struct drm_i915_private *dev_priv = to_i915(dev); i915_drm_resume_early() local
1490 struct drm_i915_private *dev_priv = kdev_to_i915(kdev); intel_runtime_suspend() local
1589 struct drm_i915_private *dev_priv = kdev_to_i915(kdev); intel_runtime_resume() local
[all...]
/linux/drivers/gpu/drm/i915/display/
H A Dintel_display_irq.c30 intel_handle_vblank(struct drm_i915_private * dev_priv,enum pipe pipe) intel_handle_vblank() argument
44 ilk_update_display_irq(struct drm_i915_private * dev_priv,u32 interrupt_mask,u32 enabled_irq_mask) ilk_update_display_irq() argument
80 bdw_update_port_irq(struct drm_i915_private * dev_priv,u32 interrupt_mask,u32 enabled_irq_mask) bdw_update_port_irq() argument
112 bdw_update_pipe_irq(struct drm_i915_private * dev_priv,enum pipe pipe,u32 interrupt_mask,u32 enabled_irq_mask) bdw_update_pipe_irq() argument
155 ibx_display_interrupt_update(struct drm_i915_private * dev_priv,u32 interrupt_mask,u32 enabled_irq_mask) ibx_display_interrupt_update() argument
185 i915_pipestat_enable_mask(struct drm_i915_private * dev_priv,enum pipe pipe) i915_pipestat_enable_mask() argument
229 i915_enable_pipestat(struct drm_i915_private * dev_priv,enum pipe pipe,u32 status_mask) i915_enable_pipestat() argument
252 i915_disable_pipestat(struct drm_i915_private * dev_priv,enum pipe pipe,u32 status_mask) i915_disable_pipestat() argument
292 i915_enable_asle_pipestat(struct drm_i915_private * dev_priv) i915_enable_asle_pipestat() argument
313 display_pipe_crc_irq_handler(struct drm_i915_private * dev_priv,enum pipe pipe,u32 crc0,u32 crc1,u32 crc2,u32 crc3,u32 crc4) display_pipe_crc_irq_handler() argument
349 display_pipe_crc_irq_handler(struct drm_i915_private * dev_priv,enum pipe pipe,u32 crc0,u32 crc1,u32 crc2,u32 crc3,u32 crc4) display_pipe_crc_irq_handler() argument
373 hsw_pipe_crc_irq_handler(struct drm_i915_private * dev_priv,enum pipe pipe) hsw_pipe_crc_irq_handler() argument
381 ivb_pipe_crc_irq_handler(struct drm_i915_private * dev_priv,enum pipe pipe) ivb_pipe_crc_irq_handler() argument
392 i9xx_pipe_crc_irq_handler(struct drm_i915_private * dev_priv,enum pipe pipe) i9xx_pipe_crc_irq_handler() argument
416 i9xx_pipestat_irq_reset(struct drm_i915_private * dev_priv) i9xx_pipestat_irq_reset() argument
430 i9xx_pipestat_irq_ack(struct drm_i915_private * dev_priv,u32 iir,u32 pipe_stats[I915_MAX_PIPES]) i9xx_pipestat_irq_ack() argument
497 i915_pipestat_irq_handler(struct drm_i915_private * dev_priv,u32 iir,u32 pipe_stats[I915_MAX_PIPES]) i915_pipestat_irq_handler() argument
522 i965_pipestat_irq_handler(struct drm_i915_private * dev_priv,u32 iir,u32 pipe_stats[I915_MAX_PIPES]) i965_pipestat_irq_handler() argument
550 valleyview_pipestat_irq_handler(struct drm_i915_private * dev_priv,u32 pipe_stats[I915_MAX_PIPES]) valleyview_pipestat_irq_handler() argument
574 ibx_irq_handler(struct drm_i915_private * dev_priv,u32 pch_iir) ibx_irq_handler() argument
625 ivb_err_int_handler(struct drm_i915_private * dev_priv) ivb_err_int_handler() argument
648 cpt_serr_int_handler(struct drm_i915_private * dev_priv) cpt_serr_int_handler() argument
663 cpt_irq_handler(struct drm_i915_private * dev_priv,u32 pch_iir) cpt_irq_handler() argument
701 ilk_display_irq_handler(struct drm_i915_private * dev_priv,u32 de_iir) ilk_display_irq_handler() argument
750 ivb_display_irq_handler(struct drm_i915_private * dev_priv,u32 de_iir) ivb_display_irq_handler() argument
801 gen8_de_port_aux_mask(struct drm_i915_private * dev_priv) gen8_de_port_aux_mask() argument
845 gen8_de_pipe_fault_mask(struct drm_i915_private * dev_priv) gen8_de_pipe_fault_mask() argument
898 intel_pmdemand_irq_handler(struct drm_i915_private * dev_priv) intel_pmdemand_irq_handler() argument
904 gen8_de_misc_irq_handler(struct drm_i915_private * dev_priv,u32 iir) gen8_de_misc_irq_handler() argument
969 gen11_dsi_te_interrupt_handler(struct drm_i915_private * dev_priv,u32 te_trigger) gen11_dsi_te_interrupt_handler() argument
1063 gen8_de_irq_handler(struct drm_i915_private * dev_priv,u32 master_ctl) gen8_de_irq_handler() argument
1298 struct drm_i915_private *dev_priv = to_i915(crtc->dev); i8xx_enable_vblank() local
1311 struct drm_i915_private *dev_priv = to_i915(crtc->dev); i8xx_disable_vblank() local
1340 struct drm_i915_private *dev_priv = to_i915(crtc->dev); i965_enable_vblank() local
1354 struct drm_i915_private *dev_priv = to_i915(crtc->dev); i965_disable_vblank() local
1366 struct drm_i915_private *dev_priv = to_i915(crtc->dev); ilk_enable_vblank() local
1387 struct drm_i915_private *dev_priv = to_i915(crtc->dev); ilk_disable_vblank() local
1401 struct drm_i915_private *dev_priv = to_i915(intel_crtc->base.dev); gen11_dsi_configure_te() local
1442 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); bdw_enable_vblank() local
1469 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); bdw_disable_vblank() local
1484 _vlv_display_irq_reset(struct drm_i915_private * dev_priv) _vlv_display_irq_reset() argument
1502 vlv_display_irq_reset(struct drm_i915_private * dev_priv) vlv_display_irq_reset() argument
1519 vlv_display_irq_postinstall(struct drm_i915_private * dev_priv) vlv_display_irq_postinstall() argument
1553 gen8_display_irq_reset(struct drm_i915_private * dev_priv) gen8_display_irq_reset() argument
1573 gen11_display_irq_reset(struct drm_i915_private * dev_priv) gen11_display_irq_reset() argument
1624 gen8_irq_power_well_post_enable(struct drm_i915_private * dev_priv,u8 pipe_mask) gen8_irq_power_well_post_enable() argument
1647 gen8_irq_power_well_pre_disable(struct drm_i915_private * dev_priv,u8 pipe_mask) gen8_irq_power_well_pre_disable() argument
1680 ibx_irq_postinstall(struct drm_i915_private * dev_priv) ibx_irq_postinstall() argument
1698 valleyview_enable_display_irqs(struct drm_i915_private * dev_priv) valleyview_enable_display_irqs() argument
1713 valleyview_disable_display_irqs(struct drm_i915_private * dev_priv) valleyview_disable_display_irqs() argument
1770 gen8_de_irq_postinstall(struct drm_i915_private * dev_priv) gen8_de_irq_postinstall() argument
1883 icp_irq_postinstall(struct drm_i915_private * dev_priv) icp_irq_postinstall() argument
1891 gen11_de_irq_postinstall(struct drm_i915_private * dev_priv) gen11_de_irq_postinstall() argument
[all...]
H A Dintel_pch_display.c40 static void assert_pch_dp_disabled(struct drm_i915_private *dev_priv, in assert_pch_dp_disabled() argument
60 static void assert_pch_hdmi_disabled(struct drm_i915_private *dev_priv, in assert_pch_hdmi_disabled() argument
80 static void assert_pch_ports_disabled(struct drm_i915_private *dev_priv, in assert_pch_ports_disabled() argument
106 assert_pch_transcoder_disabled(struct drm_i915_private * dev_priv,enum pipe pipe) assert_pch_transcoder_disabled() argument
120 ibx_sanitize_pch_hdmi_port(struct drm_i915_private * dev_priv,enum port port,i915_reg_t hdmi_reg) ibx_sanitize_pch_hdmi_port() argument
139 ibx_sanitize_pch_dp_port(struct drm_i915_private * dev_priv,enum port port,i915_reg_t dp_reg) ibx_sanitize_pch_dp_port() argument
158 ibx_sanitize_pch_ports(struct drm_i915_private * dev_priv) ibx_sanitize_pch_ports() argument
184 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); intel_pch_transcoder_set_m1_n1() local
195 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); intel_pch_transcoder_set_m2_n2() local
206 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); intel_pch_transcoder_get_m1_n1() local
217 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); intel_pch_transcoder_get_m2_n2() local
229 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); ilk_pch_transcoder_set_timings() local
252 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); ilk_enable_pch_transcoder() local
318 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); ilk_disable_pch_transcoder() local
368 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); ilk_pch_enable() local
459 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); ilk_pch_post_disable() local
481 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); ilk_pch_clock_get() local
499 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); ilk_pch_get_config() local
550 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); lpt_enable_pch_transcoder() local
581 lpt_disable_pch_transcoder(struct drm_i915_private * dev_priv) lpt_disable_pch_transcoder() argument
596 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); lpt_pch_enable() local
613 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); lpt_pch_disable() local
623 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); lpt_pch_get_config() local
[all...]
H A Dintel_pipe_crc.c78 static void i9xx_pipe_crc_auto_source(struct drm_i915_private *dev_priv, in i9xx_pipe_crc_auto_source() argument
128 static int vlv_pipe_crc_ctl_reg(struct drm_i915_private *dev_priv, in vlv_pipe_crc_ctl_reg() argument
195 i9xx_pipe_crc_ctl_reg(struct drm_i915_private * dev_priv,enum pipe pipe,enum intel_pipe_crc_source * source,u32 * val) i9xx_pipe_crc_ctl_reg() argument
232 vlv_undo_pipe_scramble_reset(struct drm_i915_private * dev_priv,enum pipe pipe) vlv_undo_pipe_scramble_reset() argument
284 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); intel_crtc_crc_setup_workarounds() local
336 ivb_pipe_crc_ctl_reg(struct drm_i915_private * dev_priv,enum pipe pipe,enum intel_pipe_crc_source * source,u32 * val) ivb_pipe_crc_ctl_reg() argument
364 skl_pipe_crc_ctl_reg(struct drm_i915_private * dev_priv,enum pipe pipe,enum intel_pipe_crc_source * source,u32 * val) skl_pipe_crc_ctl_reg() argument
407 get_new_crc_ctl_reg(struct drm_i915_private * dev_priv,enum pipe pipe,enum intel_pipe_crc_source * source,u32 * val) get_new_crc_ctl_reg() argument
450 i8xx_crc_source_valid(struct drm_i915_private * dev_priv,const enum intel_pipe_crc_source source) i8xx_crc_source_valid() argument
462 i9xx_crc_source_valid(struct drm_i915_private * dev_priv,const enum intel_pipe_crc_source source) i9xx_crc_source_valid() argument
475 vlv_crc_source_valid(struct drm_i915_private * dev_priv,const enum intel_pipe_crc_source source) vlv_crc_source_valid() argument
490 ilk_crc_source_valid(struct drm_i915_private * dev_priv,const enum intel_pipe_crc_source source) ilk_crc_source_valid() argument
504 ivb_crc_source_valid(struct drm_i915_private * dev_priv,const enum intel_pipe_crc_source source) ivb_crc_source_valid() argument
518 skl_crc_source_valid(struct drm_i915_private * dev_priv,const enum intel_pipe_crc_source source) skl_crc_source_valid() argument
538 intel_is_valid_crc_source(struct drm_i915_private * dev_priv,const enum intel_pipe_crc_source source) intel_is_valid_crc_source() argument
565 struct drm_i915_private *dev_priv = to_i915(crtc->dev); intel_crtc_verify_crc_source() local
585 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); intel_crtc_set_crc_source() local
638 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); intel_crtc_enable_pipe_crc() local
658 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); intel_crtc_disable_pipe_crc() local
[all...]
H A Dintel_fifo_underrun.c61 struct drm_i915_private *dev_priv = to_i915(dev); ivb_can_enable_err_int() local
80 struct drm_i915_private *dev_priv = to_i915(dev); cpt_can_enable_serr_int() local
99 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); i9xx_check_fifo_underruns() local
120 struct drm_i915_private *dev_priv = to_i915(dev); i9xx_set_fifo_underrun_reporting() local
141 struct drm_i915_private *dev_priv = to_i915(dev); ilk_set_fifo_underrun_reporting() local
154 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); ivb_check_fifo_underruns() local
174 struct drm_i915_private *dev_priv = to_i915(dev); ivb_set_fifo_underrun_reporting() local
198 struct drm_i915_private *dev_priv = to_i915(dev); bdw_set_fifo_underrun_reporting() local
210 struct drm_i915_private *dev_priv = to_i915(dev); ibx_set_fifo_underrun_reporting() local
223 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); cpt_check_pch_fifo_underruns() local
245 struct drm_i915_private *dev_priv = to_i915(dev); cpt_set_fifo_underrun_reporting() local
271 struct drm_i915_private *dev_priv = to_i915(dev); __intel_set_cpu_fifo_underrun_reporting() local
308 intel_set_cpu_fifo_underrun_reporting(struct drm_i915_private * dev_priv,enum pipe pipe,bool enable) intel_set_cpu_fifo_underrun_reporting() argument
336 intel_set_pch_fifo_underrun_reporting(struct drm_i915_private * dev_priv,enum pipe pch_transcoder,bool enable) intel_set_pch_fifo_underrun_reporting() argument
382 intel_cpu_fifo_underrun_irq_handler(struct drm_i915_private * dev_priv,enum pipe pipe) intel_cpu_fifo_underrun_irq_handler() argument
415 intel_pch_fifo_underrun_irq_handler(struct drm_i915_private * dev_priv,enum pipe pch_transcoder) intel_pch_fifo_underrun_irq_handler() argument
437 intel_check_cpu_fifo_underruns(struct drm_i915_private * dev_priv) intel_check_cpu_fifo_underruns() argument
464 intel_check_pch_fifo_underruns(struct drm_i915_private * dev_priv) intel_check_pch_fifo_underruns() argument
[all...]
H A Dintel_lpe_audio.c80 HAS_LPE_AUDIO(dev_priv) global() argument
83 lpe_audio_platdev_create(struct drm_i915_private * dev_priv) lpe_audio_platdev_create() argument
143 lpe_audio_platdev_destroy(struct drm_i915_private * dev_priv) lpe_audio_platdev_destroy() argument
170 lpe_audio_irq_init(struct drm_i915_private * dev_priv) lpe_audio_irq_init() argument
183 lpe_audio_detect(struct drm_i915_private * dev_priv) lpe_audio_detect() argument
205 lpe_audio_setup(struct drm_i915_private * dev_priv) lpe_audio_setup() argument
260 intel_lpe_audio_irq_handler(struct drm_i915_private * dev_priv) intel_lpe_audio_irq_handler() argument
281 intel_lpe_audio_init(struct drm_i915_private * dev_priv) intel_lpe_audio_init() argument
301 intel_lpe_audio_teardown(struct drm_i915_private * dev_priv) intel_lpe_audio_teardown() argument
326 intel_lpe_audio_notify(struct drm_i915_private * dev_priv,enum transcoder cpu_transcoder,enum port port,const void * eld,int ls_clock,bool dp_output) intel_lpe_audio_notify() argument
H A Dintel_pch_refclk.c14 static void lpt_fdi_reset_mphy(struct drm_i915_private *dev_priv) in lpt_fdi_reset_mphy() argument
30 static void lpt_fdi_program_mphy(struct drm_i915_private *dev_priv) in lpt_fdi_program_mphy() argument
106 lpt_disable_iclkip(struct drm_i915_private * dev_priv) lpt_disable_iclkip() argument
179 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); lpt_program_iclkip() local
230 lpt_get_iclkip(struct drm_i915_private * dev_priv) lpt_get_iclkip() argument
271 lpt_enable_clkout_dp(struct drm_i915_private * dev_priv,bool with_spread,bool with_fdi) lpt_enable_clkout_dp() argument
310 lpt_disable_clkout_dp(struct drm_i915_private * dev_priv) lpt_disable_clkout_dp() argument
367 lpt_bend_clkout_dp(struct drm_i915_private * dev_priv,int steps) lpt_bend_clkout_dp() argument
396 spll_uses_pch_ssc(struct drm_i915_private * dev_priv) spll_uses_pch_ssc() argument
415 wrpll_uses_pch_ssc(struct drm_i915_private * dev_priv,enum intel_dpll_id id) wrpll_uses_pch_ssc() argument
435 lpt_init_pch_refclk(struct drm_i915_private * dev_priv) lpt_init_pch_refclk() argument
493 ilk_init_pch_refclk(struct drm_i915_private * dev_priv) ilk_init_pch_refclk() argument
673 intel_init_pch_refclk(struct drm_i915_private * dev_priv) intel_init_pch_refclk() argument
[all...]
H A Di9xx_wm.c106 static void chv_set_memory_dvfs(struct drm_i915_private *dev_priv, bool enable) in chv_set_memory_dvfs() argument
129 static void chv_set_memory_pm5(struct drm_i915_private *dev_priv, bool enable) in chv_set_memory_pm5() argument
148 _intel_set_memory_cxsr(struct drm_i915_private * dev_priv,bool enable) _intel_set_memory_cxsr() argument
238 intel_set_memory_cxsr(struct drm_i915_private * dev_priv,bool enable) intel_set_memory_cxsr() argument
275 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); vlv_get_fifo_size() local
313 i9xx_get_fifo_size(struct drm_i915_private * dev_priv,enum i9xx_plane_id i9xx_plane) i9xx_get_fifo_size() argument
329 i830_get_fifo_size(struct drm_i915_private * dev_priv,enum i9xx_plane_id i9xx_plane) i830_get_fifo_size() argument
346 i845_get_fifo_size(struct drm_i915_private * dev_priv,enum i9xx_plane_id i9xx_plane) i845_get_fifo_size() argument
629 single_enabled_crtc(struct drm_i915_private * dev_priv) single_enabled_crtc() argument
644 pnv_update_wm(struct drm_i915_private * dev_priv) pnv_update_wm() argument
797 g4x_write_wm_values(struct drm_i915_private * dev_priv,const struct g4x_wm_values * wm) g4x_write_wm_values() argument
830 vlv_write_wm_values(struct drm_i915_private * dev_priv,const struct vlv_wm_values * wm) vlv_write_wm_values() argument
909 g4x_setup_wm_latency(struct drm_i915_private * dev_priv) g4x_setup_wm_latency() argument
966 struct drm_i915_private *dev_priv = to_i915(plane->base.dev); g4x_compute_wm() local
1020 struct drm_i915_private *dev_priv = to_i915(crtc_state->uapi.crtc->dev); g4x_raw_plane_wm_set() local
1036 struct drm_i915_private *dev_priv = to_i915(crtc_state->uapi.crtc->dev); g4x_raw_fbc_wm_set() local
1060 struct drm_i915_private *dev_priv = to_i915(crtc_state->uapi.crtc->dev); g4x_raw_plane_wm_compute() local
1140 struct drm_i915_private *dev_priv = to_i915(crtc_state->uapi.crtc->dev); g4x_raw_crtc_wm_is_valid() local
1284 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); g4x_compute_intermediate_wm() local
1379 g4x_merge_wm(struct drm_i915_private * dev_priv,struct g4x_wm_values * wm) g4x_merge_wm() argument
1423 g4x_program_watermarks(struct drm_i915_private * dev_priv) g4x_program_watermarks() argument
1447 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); g4x_initial_watermarks() local
1460 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); g4x_optimize_watermarks() local
1489 vlv_setup_wm_latency(struct drm_i915_private * dev_priv) vlv_setup_wm_latency() argument
1509 struct drm_i915_private *dev_priv = to_i915(plane->base.dev); vlv_compute_wm_level() local
1550 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); vlv_compute_fifo() local
1634 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); vlv_invalidate_wms() local
1662 struct drm_i915_private *dev_priv = to_i915(crtc_state->uapi.crtc->dev); vlv_raw_plane_wm_set() local
1679 struct drm_i915_private *dev_priv = to_i915(crtc_state->uapi.crtc->dev); vlv_raw_plane_wm_compute() local
1738 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); _vlv_compute_pipe_wm() local
1858 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); vlv_atomic_update_fifo() local
2021 vlv_merge_wm(struct drm_i915_private * dev_priv,struct vlv_wm_values * wm) vlv_merge_wm() argument
2064 vlv_program_watermarks(struct drm_i915_private * dev_priv) vlv_program_watermarks() argument
2100 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); vlv_initial_watermarks() local
2113 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); vlv_optimize_watermarks() local
2126 i965_update_wm(struct drm_i915_private * dev_priv) i965_update_wm() argument
2219 i9xx_update_wm(struct drm_i915_private * dev_priv) i9xx_update_wm() argument
2362 i845_update_wm(struct drm_i915_private * dev_priv) i845_update_wm() argument
2537 ilk_display_fifo_size(const struct drm_i915_private * dev_priv) ilk_display_fifo_size() argument
2548 ilk_plane_wm_reg_max(const struct drm_i915_private * dev_priv,int level,bool is_sprite) ilk_plane_wm_reg_max() argument
2566 ilk_cursor_wm_reg_max(const struct drm_i915_private * dev_priv,int level) ilk_cursor_wm_reg_max() argument
2574 ilk_fbc_wm_reg_max(const struct drm_i915_private * dev_priv) ilk_fbc_wm_reg_max() argument
2583 ilk_plane_wm_max(const struct drm_i915_private * dev_priv,int level,const struct intel_wm_config * config,enum intel_ddb_partitioning ddb_partitioning,bool is_sprite) ilk_plane_wm_max() argument
2624 ilk_cursor_wm_max(const struct drm_i915_private * dev_priv,int level,const struct intel_wm_config * config) ilk_cursor_wm_max() argument
2636 ilk_compute_wm_maximums(const struct drm_i915_private * dev_priv,int level,const struct intel_wm_config * config,enum intel_ddb_partitioning ddb_partitioning,struct ilk_wm_maximums * max) ilk_compute_wm_maximums() argument
2648 ilk_compute_wm_reg_maximums(const struct drm_i915_private * dev_priv,int level,struct ilk_wm_maximums * max) ilk_compute_wm_reg_maximums() argument
2703 ilk_compute_wm_level(const struct drm_i915_private * dev_priv,const struct intel_crtc * crtc,int level,struct intel_crtc_state * crtc_state,const struct intel_plane_state * pristate,const struct intel_plane_state * sprstate,const struct intel_plane_state * curstate,struct intel_wm_level * result) ilk_compute_wm_level() argument
2783 intel_fixup_spr_wm_latency(struct drm_i915_private * dev_priv,u16 wm[5]) intel_fixup_spr_wm_latency() argument
2791 intel_fixup_cur_wm_latency(struct drm_i915_private * dev_priv,u16 wm[5]) intel_fixup_cur_wm_latency() argument
2799 ilk_increase_wm_latency(struct drm_i915_private * dev_priv,u16 wm[5],u16 min) ilk_increase_wm_latency() argument
2814 snb_wm_latency_quirk(struct drm_i915_private * dev_priv) snb_wm_latency_quirk() argument
2836 snb_wm_lp3_irq_quirk(struct drm_i915_private * dev_priv) snb_wm_lp3_irq_quirk() argument
2865 ilk_setup_wm_latency(struct drm_i915_private * dev_priv) ilk_setup_wm_latency() argument
2892 ilk_validate_pipe_wm(struct drm_i915_private * dev_priv,struct intel_pipe_wm * pipe_wm) ilk_validate_pipe_wm() argument
2919 struct drm_i915_private *dev_priv = to_i915(state->base.dev); ilk_compute_pipe_wm() local
2993 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); ilk_compute_intermediate_wm() local
3071 ilk_merge_wm_level(struct drm_i915_private * dev_priv,int level,struct intel_wm_level * ret_wm) ilk_merge_wm_level() argument
3104 ilk_wm_merge(struct drm_i915_private * dev_priv,const struct intel_wm_config * config,const struct ilk_wm_maximums * max,struct intel_pipe_wm * merged) ilk_wm_merge() argument
3161 ilk_wm_lp_latency(struct drm_i915_private * dev_priv,int level) ilk_wm_lp_latency() argument
3170 ilk_compute_wm_results(struct drm_i915_private * dev_priv,const struct intel_pipe_wm * merged,enum intel_ddb_partitioning partitioning,struct ilk_wm_values * results) ilk_compute_wm_results() argument
3239 ilk_find_best_result(struct drm_i915_private * dev_priv,struct intel_pipe_wm * r1,struct intel_pipe_wm * r2) ilk_find_best_result() argument
3271 ilk_compute_wm_dirty(struct drm_i915_private * dev_priv,const struct ilk_wm_values * old,const struct ilk_wm_values * new) ilk_compute_wm_dirty() argument
3317 _ilk_disable_lp_wm(struct drm_i915_private * dev_priv,unsigned int dirty) _ilk_disable_lp_wm() argument
3351 ilk_write_wm_values(struct drm_i915_private * dev_priv,struct ilk_wm_values * results) ilk_write_wm_values() argument
3406 ilk_disable_cxsr(struct drm_i915_private * dev_priv) ilk_disable_cxsr() argument
3411 ilk_compute_wm_config(struct drm_i915_private * dev_priv,struct intel_wm_config * config) ilk_compute_wm_config() argument
3429 ilk_program_watermarks(struct drm_i915_private * dev_priv) ilk_program_watermarks() argument
3464 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); ilk_initial_watermarks() local
3477 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); ilk_optimize_watermarks() local
3493 struct drm_i915_private *dev_priv = to_i915(dev); ilk_pipe_wm_get_hw_state() local
3575 ilk_wm_sanitize(struct drm_i915_private * dev_priv) ilk_wm_sanitize() argument
3660 g4x_read_wm_values(struct drm_i915_private * dev_priv,struct g4x_wm_values * wm) g4x_read_wm_values() argument
3686 vlv_read_wm_values(struct drm_i915_private * dev_priv,struct vlv_wm_values * wm) vlv_read_wm_values() argument
3762 g4x_wm_get_hw_state(struct drm_i915_private * dev_priv) g4x_wm_get_hw_state() argument
3855 g4x_wm_sanitize(struct drm_i915_private * dev_priv) g4x_wm_sanitize() argument
3911 vlv_wm_get_hw_state(struct drm_i915_private * dev_priv) vlv_wm_get_hw_state() argument
4011 vlv_wm_sanitize(struct drm_i915_private * dev_priv) vlv_wm_sanitize() argument
4068 ilk_init_lp_watermarks(struct drm_i915_private * dev_priv) ilk_init_lp_watermarks() argument
4080 ilk_wm_get_hw_state(struct drm_i915_private * dev_priv) ilk_wm_get_hw_state() argument
4158 i9xx_wm_init(struct drm_i915_private * dev_priv) i9xx_wm_init() argument
[all...]
H A Di9xx_plane_regs.h12 #define DSPADDR_VLV(dev_priv, plane) _MMIO_PIPE2(dev_priv, plane, _DSPAADDR_VLV) argument
15 #define DSPCNTR(dev_priv, plane) _MMIO_PIPE2(dev_priv, plane, _DSPACNTR) argument
49 #define DSPADDR(dev_priv, plane) _MMIO_PIPE2(dev_priv, plane, _DSPAADDR) argument
52 #define DSPLINOFF(dev_priv, plane) _MMIO_PIPE2(dev_priv, plane, _DSPALINOFF) argument
55 #define DSPSTRIDE(dev_priv, plane) _MMIO_PIPE2(dev_priv, plane, _DSPASTRIDE) argument
58 #define DSPPOS(dev_priv, plane) _MMIO_PIPE2(dev_priv, plane, _DSPAPOS) argument
65 #define DSPSIZE(dev_priv, plane) _MMIO_PIPE2(dev_priv, plane, _DSPASIZE) argument
72 #define DSPSURF(dev_priv, plane) _MMIO_PIPE2(dev_priv, plane, _DSPASURF) argument
76 #define DSPTILEOFF(dev_priv, plane) _MMIO_PIPE2(dev_priv, plane, _DSPATILEOFF) argument
83 #define DSPOFFSET(dev_priv, plane) _MMIO_PIPE2(dev_priv, plane, _DSPAOFFSET) argument
[all …]
H A Dintel_vrr_regs.h16 #define TRANS_VRR_CTL(dev_priv, trans) _MMIO_TRANS2(dev_priv, trans, _TRANS_VRR_CTL_A) argument
30 #define TRANS_VRR_VMAX(dev_priv, trans) _MMIO_TRANS2(dev_priv, trans, _TRANS_VRR_VMAX_A) argument
37 #define TRANS_VRR_VMIN(dev_priv, trans) _MMIO_TRANS2(dev_priv, trans, _TRANS_VRR_VMIN_A) argument
44 #define TRANS_VRR_VMAXSHIFT(dev_priv, trans) _MMIO_TRANS2(dev_priv, trans, \ argument
54 #define TRANS_VRR_STATUS(dev_priv, trans) _MMIO_TRANS2(dev_priv, trans, _TRANS_VRR_STATUS_A) argument
74 #define TRANS_VRR_VTOTAL_PREV(dev_priv, trans) _MMIO_TRANS2(dev_priv, trans, \ argument
85 #define TRANS_VRR_FLIPLINE(dev_priv, trans) _MMIO_TRANS2(dev_priv, trans, \ argument
93 #define TRANS_VRR_STATUS2(dev_priv, trans) _MMIO_TRANS2(dev_priv, trans, _TRANS_VRR_STATUS2_A) argument
100 #define TRANS_PUSH(dev_priv, trans) _MMIO_TRANS2(dev_priv, trans, _TRANS_PUSH_A) argument
105 #define TRANS_VRR_VSYNC(dev_priv, trans) _MMIO_TRANS2(dev_priv, trans, _TRANS_VRR_VSYNC_A) argument
[all …]
H A Dintel_hotplug_irq.c134 static void intel_hpd_init_pins(struct drm_i915_private *dev_priv) in intel_hpd_init_pins() argument
183 i915_hotplug_interrupt_update_locked(struct drm_i915_private * dev_priv,u32 mask,u32 bits) i915_hotplug_interrupt_update_locked() argument
205 i915_hotplug_interrupt_update(struct drm_i915_private * dev_priv,u32 mask,u32 bits) i915_hotplug_interrupt_update() argument
342 intel_get_hpd_pins(struct drm_i915_private * dev_priv,u32 * pin_mask,u32 * long_mask,u32 hotplug_trigger,u32 dig_hotplug_reg,const u32 hpd[HPD_NUM_PINS],bool long_pulse_detect (enum hpd_pin pin,u32 val)) intel_get_hpd_pins() argument
367 intel_hpd_enabled_irqs(struct drm_i915_private * dev_priv,const u32 hpd[HPD_NUM_PINS]) intel_hpd_enabled_irqs() argument
380 intel_hpd_hotplug_irqs(struct drm_i915_private * dev_priv,const u32 hpd[HPD_NUM_PINS]) intel_hpd_hotplug_irqs() argument
416 i9xx_hpd_irq_ack(struct drm_i915_private * dev_priv) i9xx_hpd_irq_ack() argument
457 i9xx_hpd_irq_handler(struct drm_i915_private * dev_priv,u32 hotplug_status) i9xx_hpd_irq_handler() argument
484 ibx_hpd_irq_handler(struct drm_i915_private * dev_priv,u32 hotplug_trigger) ibx_hpd_irq_handler() argument
557 icp_irq_handler(struct drm_i915_private * dev_priv,u32 pch_iir) icp_irq_handler() argument
596 spt_irq_handler(struct drm_i915_private * dev_priv,u32 pch_iir) spt_irq_handler() argument
633 ilk_hpd_irq_handler(struct drm_i915_private * dev_priv,u32 hotplug_trigger) ilk_hpd_irq_handler() argument
647 bxt_hpd_irq_handler(struct drm_i915_private * dev_priv,u32 hotplug_trigger) bxt_hpd_irq_handler() argument
661 gen11_hpd_irq_handler(struct drm_i915_private * dev_priv,u32 iir) gen11_hpd_irq_handler() argument
738 ibx_hpd_detection_setup(struct drm_i915_private * dev_priv) ibx_hpd_detection_setup() argument
759 ibx_hpd_irq_setup(struct drm_i915_private * dev_priv) ibx_hpd_irq_setup() argument
809 icp_ddi_hpd_detection_setup(struct drm_i915_private * dev_priv) icp_ddi_hpd_detection_setup() argument
825 icp_tc_hpd_detection_setup(struct drm_i915_private * dev_priv) icp_tc_hpd_detection_setup() argument
847 icp_hpd_irq_setup(struct drm_i915_private * dev_priv) icp_hpd_irq_setup() argument
903 dg1_hpd_irq_setup(struct drm_i915_private * dev_priv) dg1_hpd_irq_setup() argument
909 gen11_tc_hpd_detection_setup(struct drm_i915_private * dev_priv) gen11_tc_hpd_detection_setup() argument
925 gen11_tbt_hpd_detection_setup(struct drm_i915_private * dev_priv) gen11_tbt_hpd_detection_setup() argument
952 gen11_hpd_irq_setup(struct drm_i915_private * dev_priv) gen11_hpd_irq_setup() argument
1193 spt_hpd_detection_setup(struct drm_i915_private * dev_priv) spt_hpd_detection_setup() argument
1231 spt_hpd_irq_setup(struct drm_i915_private * dev_priv) spt_hpd_irq_setup() argument
1268 ilk_hpd_detection_setup(struct drm_i915_private * dev_priv) ilk_hpd_detection_setup() argument
1291 ilk_hpd_irq_setup(struct drm_i915_private * dev_priv) ilk_hpd_irq_setup() argument
1347 bxt_hpd_detection_setup(struct drm_i915_private * dev_priv) bxt_hpd_detection_setup() argument
1363 bxt_hpd_irq_setup(struct drm_i915_private * dev_priv) bxt_hpd_irq_setup() argument
1397 i915_hpd_irq_setup(struct drm_i915_private * dev_priv) i915_hpd_irq_setup() argument
[all...]
H A Dintel_hotplug.c148 static bool intel_hpd_irq_storm_detect(struct drm_i915_private *dev_priv, in intel_hpd_irq_storm_detect() argument
224 intel_hpd_irq_storm_switch_to_polling(struct drm_i915_private *dev_priv) in intel_hpd_irq_storm_switch_to_polling() argument
92 intel_hpd_pin_default(struct drm_i915_private * dev_priv,enum port port) intel_hpd_pin_default() argument
267 struct drm_i915_private *dev_priv = intel_hpd_irq_storm_reenable_work() local
354 struct drm_i915_private *dev_priv = i915_digport_work_func() local
423 struct drm_i915_private *dev_priv = i915_hotplug_work_func() local
538 intel_hpd_irq_handler(struct drm_i915_private * dev_priv,u32 pin_mask,u32 long_mask) intel_hpd_irq_handler() argument
666 intel_hpd_init(struct drm_i915_private * dev_priv) intel_hpd_init() argument
732 struct drm_i915_private *dev_priv = i915_hpd_poll_init_work() local
814 intel_hpd_poll_enable(struct drm_i915_private * dev_priv) intel_hpd_poll_enable() argument
855 intel_hpd_poll_disable(struct drm_i915_private * dev_priv) intel_hpd_poll_disable() argument
901 intel_hpd_cancel_work(struct drm_i915_private * dev_priv) intel_hpd_cancel_work() argument
925 intel_hpd_disable(struct drm_i915_private * dev_priv,enum hpd_pin pin) intel_hpd_disable() argument
942 intel_hpd_enable(struct drm_i915_private * dev_priv,enum hpd_pin pin) intel_hpd_enable() argument
1010 struct drm_i915_private *dev_priv = m->private; i915_hpd_storm_ctl_show() local
1032 struct drm_i915_private *dev_priv = m->private; i915_hpd_storm_ctl_write() local
1093 struct drm_i915_private *dev_priv = m->private; i915_hpd_short_storm_ctl_show() local
1113 struct drm_i915_private *dev_priv = m->private; i915_hpd_short_storm_ctl_write() local
[all...]
H A Dintel_combo_phy.c56 icl_get_procmon_ref_values(struct drm_i915_private * dev_priv,enum phy phy) icl_get_procmon_ref_values() argument
78 icl_set_procmon_ref_values(struct drm_i915_private * dev_priv,enum phy phy) icl_set_procmon_ref_values() argument
92 check_phy_reg(struct drm_i915_private * dev_priv,enum phy phy,i915_reg_t reg,u32 mask,u32 expected_val) check_phy_reg() argument
110 icl_verify_procmon_ref_values(struct drm_i915_private * dev_priv,enum phy phy) icl_verify_procmon_ref_values() argument
149 icl_combo_phy_enabled(struct drm_i915_private * dev_priv,enum phy phy) icl_combo_phy_enabled() argument
190 phy_is_master(struct drm_i915_private * dev_priv,enum phy phy) phy_is_master() argument
218 icl_combo_phy_verify_state(struct drm_i915_private * dev_priv,enum phy phy) icl_combo_phy_verify_state() argument
260 intel_combo_phy_power_up_lanes(struct drm_i915_private * dev_priv,enum phy phy,bool is_dsi,int lane_count,bool lane_reversal) intel_combo_phy_power_up_lanes() argument
309 icl_combo_phys_init(struct drm_i915_private * dev_priv) icl_combo_phys_init() argument
375 icl_combo_phys_uninit(struct drm_i915_private * dev_priv) icl_combo_phys_uninit() argument
H A Dintel_fdi.c27 assert_fdi_tx(struct drm_i915_private * dev_priv,enum pipe pipe,bool state) assert_fdi_tx() argument
61 assert_fdi_rx(struct drm_i915_private * dev_priv,enum pipe pipe,bool state) assert_fdi_rx() argument
127 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); intel_fdi_link_train() local
194 struct drm_i915_private *dev_priv = to_i915(dev); ilk_check_fdi_lanes() local
423 cpt_set_fdi_bc_bifurcation(struct drm_i915_private * dev_priv,bool enable) cpt_set_fdi_bc_bifurcation() argument
451 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); ivb_update_fdi_bc_bifurcation() local
475 struct drm_i915_private *dev_priv = to_i915(dev); intel_fdi_normal_train() local
517 struct drm_i915_private *dev_priv = to_i915(dev); ilk_fdi_link_train() local
619 struct drm_i915_private *dev_priv = to_i915(dev); gen6_fdi_link_train() local
755 struct drm_i915_private *dev_priv = to_i915(dev); ivb_manual_fdi_link_train() local
891 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); hsw_fdi_link_train() local
1015 struct drm_i915_private *dev_priv = to_i915(encoder->base.dev); hsw_fdi_disable() local
1037 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); ilk_fdi_pll_enable() local
1072 struct drm_i915_private *dev_priv = to_i915(dev); ilk_fdi_pll_disable() local
1091 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); ilk_fdi_disable() local
1149 intel_fdi_init_hook(struct drm_i915_private * dev_priv) intel_fdi_init_hook() argument
/linux/drivers/gpu/drm/i915/soc/
H A Dintel_pch.h66 INTEL_PCH_TYPE(dev_priv) global() argument
67 INTEL_PCH_ID(dev_priv) global() argument
68 HAS_PCH_DG2(dev_priv) global() argument
69 HAS_PCH_ADP(dev_priv) global() argument
70 HAS_PCH_DG1(dev_priv) global() argument
71 HAS_PCH_TGP(dev_priv) global() argument
72 HAS_PCH_ICP(dev_priv) global() argument
73 HAS_PCH_CNP(dev_priv) global() argument
74 HAS_PCH_SPT(dev_priv) global() argument
75 HAS_PCH_LPT(dev_priv) global() argument
76 HAS_PCH_LPT_LP(dev_priv) global() argument
79 HAS_PCH_LPT_H(dev_priv) global() argument
82 HAS_PCH_CPT(dev_priv) global() argument
83 HAS_PCH_IBX(dev_priv) global() argument
84 HAS_PCH_NOP(dev_priv) global() argument
85 HAS_PCH_SPLIT(dev_priv) global() argument
[all...]
/linux/drivers/gpu/drm/vmwgfx/
H A Dvmwgfx_irq.c57 struct vmw_private *dev_priv = vmw_priv(dev); in vmw_thread_fn() local
90 struct vmw_private *dev_priv = vmw_priv(dev); in vmw_irq_handler() local
120 static bool vmw_fifo_idle(struct vmw_private *dev_priv, uint32_t seqno) in vmw_fifo_idle()
126 void vmw_update_seqno(struct vmw_private *dev_priv) in vmw_update_seqno()
136 bool vmw_seqno_passed(struct vmw_private *dev_priv, in vmw_seqno_passed()
162 int vmw_fallback_wait(struct vmw_private *dev_priv, in vmw_fallback_wait()
242 void vmw_generic_waiter_add(struct vmw_private *dev_priv, in vmw_generic_waiter_add()
254 void vmw_generic_waiter_remove(struct vmw_private *dev_priv, in vmw_generic_waiter_remove()
265 void vmw_seqno_waiter_add(struct vmw_private *dev_priv) in vmw_seqno_waiter_add()
271 void vmw_seqno_waiter_remove(struct vmw_private *dev_priv) in vmw_seqno_waiter_remove()
[all …]
H A Dvmwgfx_drv.c366 static void vmw_print_sm_type(struct vmw_private *dev_priv) in vmw_print_sm_type()
394 static int vmw_dummy_query_bo_create(struct vmw_private *dev_priv) in vmw_dummy_query_bo_create()
439 static int vmw_device_init(struct vmw_private *dev_priv) in vmw_device_init()
499 static int vmw_request_device_late(struct vmw_private *dev_priv) in vmw_request_device_late()
525 static int vmw_request_device(struct vmw_private *dev_priv) in vmw_request_device()
577 static void vmw_release_device_early(struct vmw_private *dev_priv) in vmw_release_device_early()
607 static void vmw_release_device_late(struct vmw_private *dev_priv) in vmw_release_device_late()
625 static void vmw_get_initial_size(struct vmw_private *dev_priv) in vmw_get_initial_size()
663 static int vmw_dma_select_mode(struct vmw_private *dev_priv) in vmw_dma_select_mode()
695 static int vmw_dma_masks(struct vmw_private *dev_priv) in vmw_dma_masks()
[all …]
H A Dvmwgfx_overlay.c88 static int vmw_overlay_send_put(struct vmw_private *dev_priv, in vmw_overlay_send_put()
177 static int vmw_overlay_send_stop(struct vmw_private *dev_priv, in vmw_overlay_send_stop()
219 static int vmw_overlay_move_buffer(struct vmw_private *dev_priv, in vmw_overlay_move_buffer()
244 static int vmw_overlay_stop(struct vmw_private *dev_priv, in vmw_overlay_stop()
291 static int vmw_overlay_update_stream(struct vmw_private *dev_priv, in vmw_overlay_update_stream()
357 int vmw_overlay_resume_all(struct vmw_private *dev_priv) in vmw_overlay_resume_all()
391 int vmw_overlay_pause_all(struct vmw_private *dev_priv) in vmw_overlay_pause_all()
415 static bool vmw_overlay_available(const struct vmw_private *dev_priv) in vmw_overlay_available()
426 struct vmw_private *dev_priv = vmw_priv(dev); in vmw_overlay_ioctl() local
463 int vmw_overlay_num_overlays(struct vmw_private *dev_priv) in vmw_overlay_num_overlays()
[all …]
/linux/drivers/gpu/drm/gma500/
H A Dintel_gmbus.c71 struct drm_psb_private *dev_priv; member
78 struct drm_psb_private *dev_priv = to_drm_psb_private(dev); in gma_intel_i2c_reset() local
82 static void intel_i2c_quirk_set(struct drm_psb_private *dev_priv, bool enable) in intel_i2c_quirk_set()
105 struct drm_psb_private *dev_priv = gpio->dev_priv; in get_reserved() local
119 struct drm_psb_private *dev_priv = gpio->dev_priv; in get_clock() local
129 struct drm_psb_private *dev_priv = gpio->dev_priv; in get_data() local
139 struct drm_psb_private *dev_priv = gpio->dev_priv; in set_clock() local
156 struct drm_psb_private *dev_priv = gpio->dev_priv; in set_data() local
171 intel_gpio_create(struct drm_psb_private *dev_priv, u32 pin) in intel_gpio_create()
219 intel_i2c_quirk_xfer(struct drm_psb_private *dev_priv, in intel_i2c_quirk_xfer()
[all …]
H A Doaktrail_device.c22 struct drm_psb_private *dev_priv = to_drm_psb_private(dev); in oaktrail_output_init() local
47 struct drm_psb_private *dev_priv = to_drm_psb_private(dev); in oaktrail_set_brightness() local
77 struct drm_psb_private *dev_priv = to_drm_psb_private(dev); in oaktrail_backlight_init() local
123 struct drm_psb_private *dev_priv = to_drm_psb_private(dev); in oaktrail_save_display_registers() local
237 struct drm_psb_private *dev_priv = to_drm_psb_private(dev); in oaktrail_restore_display_registers() local
352 struct drm_psb_private *dev_priv = to_drm_psb_private(dev); in oaktrail_power_down() local
376 struct drm_psb_private *dev_priv = to_drm_psb_private(dev); in oaktrail_power_up() local
448 struct drm_psb_private *dev_priv = to_drm_psb_private(dev); in oaktrail_chip_setup() local
469 struct drm_psb_private *dev_priv = to_drm_psb_private(dev); in oaktrail_teardown() local
H A Dpsb_irq.c46 void gma_enable_pipestat(struct drm_psb_private *dev_priv, int pipe, u32 mask) in gma_enable_pipestat()
62 void gma_disable_pipestat(struct drm_psb_private *dev_priv, int pipe, u32 mask) in gma_disable_pipestat()
82 struct drm_psb_private *dev_priv = to_drm_psb_private(dev); in gma_pipe_event_handler() local
152 struct drm_psb_private *dev_priv = to_drm_psb_private(dev); in gma_sgx_interrupt() local
200 struct drm_psb_private *dev_priv = to_drm_psb_private(dev); in gma_irq_handler() local
251 struct drm_psb_private *dev_priv = to_drm_psb_private(dev); in gma_irq_preinstall() local
279 struct drm_psb_private *dev_priv = to_drm_psb_private(dev); in gma_irq_postinstall() local
309 struct drm_psb_private *dev_priv = to_drm_psb_private(dev); in gma_irq_install() local
337 struct drm_psb_private *dev_priv = to_drm_psb_private(dev); in gma_irq_uninstall() local
380 struct drm_psb_private *dev_priv = to_drm_psb_private(dev); in gma_crtc_enable_vblank() local
[all …]

1234567