Home
last modified time | relevance | path

Searched defs:bank (Results 1 – 25 of 224) sorted by relevance

123456789

/linux/drivers/crypto/intel/qat/qat_common/
H A Dadf_gen4_hw_csr_data.c11 static u32 read_csr_ring_head(void __iomem *csr_base_addr, u32 bank, u32 ring) in read_csr_ring_head()
16 static void write_csr_ring_head(void __iomem *csr_base_addr, u32 bank, u32 ring, in write_csr_ring_head()
22 static u32 read_csr_ring_tail(void __iomem *csr_base_addr, u32 bank, u32 ring) in read_csr_ring_tail()
27 static void write_csr_ring_tail(void __iomem *csr_base_addr, u32 bank, u32 ring, in write_csr_ring_tail()
33 static u32 read_csr_stat(void __iomem *csr_base_addr, u32 bank) in read_csr_stat()
38 static u32 read_csr_uo_stat(void __iomem *csr_base_addr, u32 bank) in read_csr_uo_stat()
43 static u32 read_csr_e_stat(void __iomem *csr_base_addr, u32 bank) in read_csr_e_stat()
48 static u32 read_csr_ne_stat(void __iomem *csr_base_addr, u32 bank) in read_csr_ne_stat()
53 static u32 read_csr_nf_stat(void __iomem *csr_base_addr, u32 bank) in read_csr_nf_stat()
58 static u32 read_csr_f_stat(void __iomem *csr_base_addr, u32 bank) in read_csr_f_stat()
[all …]
H A Dadf_gen4_hw_csr_data.h37 #define READ_CSR_RING_HEAD(csr_base_addr, bank, ring) \ argument
41 #define READ_CSR_RING_TAIL(csr_base_addr, bank, ring) \ argument
45 #define READ_CSR_STAT(csr_base_addr, bank) \ argument
48 #define READ_CSR_UO_STAT(csr_base_addr, bank) \ argument
51 #define READ_CSR_E_STAT(csr_base_addr, bank) \ argument
54 #define READ_CSR_NE_STAT(csr_base_addr, bank) \ argument
57 #define READ_CSR_NF_STAT(csr_base_addr, bank) \ argument
60 #define READ_CSR_F_STAT(csr_base_addr, bank) \ argument
63 #define READ_CSR_C_STAT(csr_base_addr, bank) \ argument
66 #define READ_CSR_EXP_STAT(csr_base_addr, bank) \ argument
[all …]
H A Dadf_gen2_hw_csr_data.c11 static u32 read_csr_ring_head(void __iomem *csr_base_addr, u32 bank, u32 ring) in read_csr_ring_head()
16 static void write_csr_ring_head(void __iomem *csr_base_addr, u32 bank, u32 ring, in write_csr_ring_head()
22 static u32 read_csr_ring_tail(void __iomem *csr_base_addr, u32 bank, u32 ring) in read_csr_ring_tail()
27 static void write_csr_ring_tail(void __iomem *csr_base_addr, u32 bank, u32 ring, in write_csr_ring_tail()
33 static u32 read_csr_e_stat(void __iomem *csr_base_addr, u32 bank) in read_csr_e_stat()
38 static void write_csr_ring_config(void __iomem *csr_base_addr, u32 bank, in write_csr_ring_config()
44 static void write_csr_ring_base(void __iomem *csr_base_addr, u32 bank, u32 ring, in write_csr_ring_base()
50 static void write_csr_int_flag(void __iomem *csr_base_addr, u32 bank, u32 value) in write_csr_int_flag()
55 static void write_csr_int_srcsel(void __iomem *csr_base_addr, u32 bank) in write_csr_int_srcsel()
60 static void write_csr_int_col_en(void __iomem *csr_base_addr, u32 bank, in write_csr_int_col_en()
[all …]
H A Dadf_gen2_hw_csr_data.h30 #define READ_CSR_RING_HEAD(csr_base_addr, bank, ring) \ argument
33 #define READ_CSR_RING_TAIL(csr_base_addr, bank, ring) \ argument
36 #define READ_CSR_E_STAT(csr_base_addr, bank) \ argument
39 #define WRITE_CSR_RING_CONFIG(csr_base_addr, bank, ring, value) \ argument
42 #define WRITE_CSR_RING_BASE(csr_base_addr, bank, ring, value) \ argument
53 #define WRITE_CSR_RING_HEAD(csr_base_addr, bank, ring, value) \ argument
56 #define WRITE_CSR_RING_TAIL(csr_base_addr, bank, ring, value) \ argument
59 #define WRITE_CSR_INT_FLAG(csr_base_addr, bank, value) \ argument
62 #define WRITE_CSR_INT_SRCSEL(csr_base_addr, bank) \ argument
69 #define WRITE_CSR_INT_COL_EN(csr_base_addr, bank, value) \ argument
[all …]
H A Dadf_transport.c40 static int adf_reserve_ring(struct adf_etr_bank_data *bank, u32 ring) in adf_reserve_ring()
52 static void adf_unreserve_ring(struct adf_etr_bank_data *bank, u32 ring) in adf_unreserve_ring()
59 static void adf_enable_ring_irq(struct adf_etr_bank_data *bank, u32 ring) in adf_enable_ring_irq()
72 static void adf_disable_ring_irq(struct adf_etr_bank_data *bank, u32 ring) in adf_disable_ring_irq()
162 struct adf_etr_bank_data *bank = ring->bank; in adf_init_ring() local
225 struct adf_etr_bank_data *bank; in adf_create_ring() local
306 struct adf_etr_bank_data *bank = ring->bank; in adf_remove_ring() local
325 static void adf_ring_response_handler(struct adf_etr_bank_data *bank) in adf_ring_response_handler()
343 struct adf_etr_bank_data *bank = (void *)bank_addr; in adf_response_handler() local
370 static void adf_get_coalesc_timer(struct adf_etr_bank_data *bank, in adf_get_coalesc_timer()
[all …]
/linux/drivers/gpio/
H A Dgpio-omap.c84 #define BANK_USED(bank) (bank->mod_usage || bank->irq_usage) argument
109 static void omap_set_gpio_direction(struct gpio_bank *bank, int gpio, in omap_set_gpio_direction()
118 static void omap_set_gpio_dataout_reg(struct gpio_bank *bank, unsigned offset, in omap_set_gpio_dataout_reg()
136 static void omap_set_gpio_dataout_mask(struct gpio_bank *bank, unsigned offset, in omap_set_gpio_dataout_mask()
143 static inline void omap_gpio_dbck_enable(struct gpio_bank *bank) in omap_gpio_dbck_enable()
154 static inline void omap_gpio_dbck_disable(struct gpio_bank *bank) in omap_gpio_dbck_disable()
181 static int omap2_set_gpio_debounce(struct gpio_bank *bank, unsigned offset, in omap2_set_gpio_debounce()
233 static void omap_clear_gpio_debounce(struct gpio_bank *bank, unsigned offset) in omap_clear_gpio_debounce()
263 static bool omap_gpio_is_off_wakeup_capable(struct gpio_bank *bank, u32 gpio_mask) in omap_gpio_is_off_wakeup_capable()
273 static inline void omap_set_gpio_trigger(struct gpio_bank *bank, int gpio, in omap_set_gpio_trigger()
[all …]
H A Dgpio-aspeed-sgpio.c106 const struct aspeed_sgpio_bank *bank, in bank_reg()
138 unsigned int bank; in to_bank() local
173 const struct aspeed_sgpio_bank *bank = to_bank(offset); in aspeed_sgpio_get() local
188 const struct aspeed_sgpio_bank *bank = to_bank(offset); in sgpio_set_value() local
248 const struct aspeed_sgpio_bank **bank, in irqd_to_aspeed_sgpio_data()
264 const struct aspeed_sgpio_bank *bank; in aspeed_sgpio_irq_ack() local
281 const struct aspeed_sgpio_bank *bank; in aspeed_sgpio_irq_set_mask() local
327 const struct aspeed_sgpio_bank *bank; in aspeed_sgpio_set_type() local
389 const struct aspeed_sgpio_bank *bank = &aspeed_sgpio_banks[i]; in aspeed_sgpio_irq_handler() local
402 const struct aspeed_sgpio_bank *bank; in aspeed_sgpio_irq_print_chip() local
[all …]
H A Dgpio-bcm-kona.c32 #define GPIO_OUT_STATUS(bank) (0x00000000 + ((bank) << 2)) argument
33 #define GPIO_IN_STATUS(bank) (0x00000020 + ((bank) << 2)) argument
34 #define GPIO_OUT_SET(bank) (0x00000040 + ((bank) << 2)) argument
35 #define GPIO_OUT_CLEAR(bank) (0x00000060 + ((bank) << 2)) argument
36 #define GPIO_INT_STATUS(bank) (0x00000080 + ((bank) << 2)) argument
37 #define GPIO_INT_MASK(bank) (0x000000a0 + ((bank) << 2)) argument
38 #define GPIO_INT_MSKCLR(bank) (0x000000c0 + ((bank) << 2)) argument
39 #define GPIO_PWD_STATUS(bank) (0x00000500 + ((bank) << 2)) argument
106 struct bcm_kona_gpio_bank *bank = &kona_gpio->banks[bank_id]; in bcm_kona_gpio_lock_gpio() local
129 struct bcm_kona_gpio_bank *bank = &kona_gpio->banks[bank_id]; in bcm_kona_gpio_unlock_gpio() local
[all …]
H A Dgpio-npcm-sgpio.c138 const struct npcm_sgpio_bank *bank, in bank_reg()
159 unsigned int bank = GPIO_BANK(offset); in offset_to_bank() local
166 const struct npcm_sgpio_bank **bank, in npcm_sgpio_irqd_to_data()
230 const struct npcm_sgpio_bank *bank = offset_to_bank(offset); in npcm_sgpio_set() local
250 const struct npcm_sgpio_bank *bank; in npcm_sgpio_get() local
319 const struct npcm_sgpio_bank *bank; in npcm_sgpio_irq_set_mask() local
356 const struct npcm_sgpio_bank *bank; in npcm_sgpio_irq_ack() local
382 const struct npcm_sgpio_bank *bank; in npcm_sgpio_set_type() local
443 const struct npcm_sgpio_bank *bank = &npcm_sgpio_banks[i]; in npcm_sgpio_irq_handler() local
480 const struct npcm_sgpio_bank *bank = &npcm_sgpio_banks[i]; in npcm_sgpio_setup_irqs() local
H A Dgpio-f7188x.c95 struct f7188x_gpio_bank *bank; member
292 struct f7188x_gpio_bank *bank = gpiochip_get_data(chip); in f7188x_gpio_get_direction() local
317 struct f7188x_gpio_bank *bank = gpiochip_get_data(chip); in f7188x_gpio_direction_in() local
342 struct f7188x_gpio_bank *bank = gpiochip_get_data(chip); in f7188x_gpio_get() local
367 struct f7188x_gpio_bank *bank = gpiochip_get_data(chip); in f7188x_gpio_direction_out() local
399 struct f7188x_gpio_bank *bank = gpiochip_get_data(chip); in f7188x_gpio_set() local
426 struct f7188x_gpio_bank *bank = gpiochip_get_data(chip); in f7188x_gpio_set_config() local
511 struct f7188x_gpio_bank *bank = &data->bank[i]; in f7188x_gpio_probe() local
/linux/drivers/pinctrl/renesas/
H A Dsh_pfc.h442 #define PORT_GP_CFG_1(bank, pin, fn, sfx, cfg) \ argument
444 #define PORT_GP_1(bank, pin, fn, sfx) PORT_GP_CFG_1(bank, pin, fn, sfx, 0) argument
446 #define PORT_GP_CFG_2(bank, fn, sfx, cfg) \ argument
449 #define PORT_GP_2(bank, fn, sfx) PORT_GP_CFG_2(bank, fn, sfx, 0) argument
451 #define PORT_GP_CFG_4(bank, fn, sfx, cfg) \ argument
455 #define PORT_GP_4(bank, fn, sfx) PORT_GP_CFG_4(bank, fn, sfx, 0) argument
457 #define PORT_GP_CFG_6(bank, fn, sfx, cfg) \ argument
461 #define PORT_GP_6(bank, fn, sfx) PORT_GP_CFG_6(bank, fn, sfx, 0) argument
463 #define PORT_GP_CFG_7(bank, fn, sfx, cfg) \ argument
466 #define PORT_GP_7(bank, fn, sfx) PORT_GP_CFG_7(bank, fn, sfx, 0) argument
[all …]
/linux/drivers/pinctrl/samsung/
H A Dpinctrl-exynos.c62 struct samsung_pin_bank *bank = irq_data_get_irq_chip_data(irqd); in exynos_irq_mask() local
93 struct samsung_pin_bank *bank = irq_data_get_irq_chip_data(irqd); in exynos_irq_ack() local
116 struct samsung_pin_bank *bank = irq_data_get_irq_chip_data(irqd); in exynos_irq_unmask() local
158 struct samsung_pin_bank *bank = irq_data_get_irq_chip_data(irqd); in exynos_irq_set_type() local
215 struct samsung_pin_bank *bank = irq_data_get_irq_chip_data(irqd); in exynos_irq_set_affinity() local
227 struct samsung_pin_bank *bank = irq_data_get_irq_chip_data(irqd); in exynos_irq_request_resources() local
269 struct samsung_pin_bank *bank = irq_data_get_irq_chip_data(irqd); in exynos_irq_release_resources() local
341 struct samsung_pin_bank *bank = d->pin_banks; in exynos_eint_gpio_irq() local
399 static void exynos_eint_set_filter(struct samsung_pin_bank *bank, int filter) in exynos_eint_set_filter()
416 struct samsung_pin_bank *bank; in exynos_eint_gpio_init() local
[all …]
H A Dpinctrl-s3c64xx.c217 struct samsung_pin_bank *bank; member
281 struct samsung_pin_bank *bank, int pin) in s3c64xx_irq_set_function()
318 struct samsung_pin_bank *bank = irq_data_get_irq_chip_data(irqd); in s3c64xx_gpio_irq_set_mask() local
344 struct samsung_pin_bank *bank = irq_data_get_irq_chip_data(irqd); in s3c64xx_gpio_irq_ack() local
354 struct samsung_pin_bank *bank = irq_data_get_irq_chip_data(irqd); in s3c64xx_gpio_irq_set_type() local
398 struct samsung_pin_bank *bank = h->host_data; in s3c64xx_gpio_irq_map() local
465 struct samsung_pin_bank *bank; in s3c64xx_eint_gpio_init() local
560 struct samsung_pin_bank *bank = ddata->bank; in s3c64xx_eint0_irq_set_type() local
668 struct samsung_pin_bank *bank = ddata->bank; in s3c64xx_eint0_irq_map() local
703 struct samsung_pin_bank *bank; in s3c64xx_eint_eint0_init() local
/linux/sound/pci/au88x0/
H A Dau88x0_wt.h21 #define WT_CTRL(bank) (((((bank)&1)<<0xd) + 0x00)<<2) /* 0x0000 */ argument
22 #define WT_SRAMP(bank) (((((bank)&1)<<0xd) + 0x01)<<2) /* 0x0004 */ argument
23 #define WT_DSREG(bank) (((((bank)&1)<<0xd) + 0x02)<<2) /* 0x0008 */ argument
24 #define WT_MRAMP(bank) (((((bank)&1)<<0xd) + 0x03)<<2) /* 0x000c */ argument
25 #define WT_GMODE(bank) (((((bank)&1)<<0xd) + 0x04)<<2) /* 0x0010 */ argument
26 #define WT_ARAMP(bank) (((((bank)&1)<<0xd) + 0x05)<<2) /* 0x0014 */ argument
/linux/arch/x86/kernel/cpu/mce/
H A Damd.c131 enum smca_bank_types smca_get_bank_type(unsigned int cpu, unsigned int bank) in smca_get_bank_type()
225 unsigned int bank; member
265 static void smca_configure(unsigned int bank, unsigned int cpu) in smca_configure()
352 static bool lvt_interrupt_supported(unsigned int bank, u32 msr_high_bits) in lvt_interrupt_supported()
503 unsigned int bank, unsigned int block, in get_block_address()
538 prepare_threshold_block(unsigned int bank, unsigned int block, u32 addr, in prepare_threshold_block()
610 static void disable_err_thresholding(struct cpuinfo_x86 *c, unsigned int bank) in disable_err_thresholding()
674 unsigned int bank, block, cpu = smp_processor_id(); in mce_amd_feature_init() local
788 static void __log_error(unsigned int bank, u64 status, u64 addr, u64 misc) in __log_error()
832 _log_error_bank(unsigned int bank, u32 msr_stat, u32 msr_addr, u64 misc) in _log_error_bank()
[all …]
H A Dintel.c138 static void cmci_set_threshold(int bank, int thresh) in cmci_set_threshold()
150 void mce_intel_handle_storm(int bank, bool on) in mce_intel_handle_storm()
176 static bool cmci_skip_bank(int bank, u64 *val) in cmci_skip_bank()
230 static void cmci_claim_bank(int bank, u64 val, int bios_zero_thresh, int *bios_wrong_thresh) in cmci_claim_bank()
321 static void __cmci_disable_bank(int bank) in __cmci_disable_bank()
384 void cmci_disable_bank(int bank) in cmci_disable_bank()
/linux/drivers/net/phy/mscc/
H A Dmscc_macsec.c23 enum macsec_bank bank, u32 reg) in vsc8584_macsec_phy_read()
62 enum macsec_bank bank, u32 reg, u32 val) in vsc8584_macsec_phy_write()
97 enum macsec_bank bank) in vsc8584_macsec_classification()
107 enum macsec_bank bank, in vsc8584_macsec_flow_default_action()
154 enum macsec_bank bank) in vsc8584_macsec_integrity_checks()
176 enum macsec_bank bank) in vsc8584_macsec_block_init()
245 enum macsec_bank bank) in vsc8584_macsec_mac_init()
374 enum macsec_bank bank = flow->bank; in vsc8584_macsec_flow() local
449 enum macsec_bank bank) in vsc8584_macsec_find_flow()
464 enum macsec_bank bank = flow->bank; in vsc8584_macsec_flow_enable() local
[all …]
/linux/drivers/leds/
H A Dleds-tca6507.c159 struct bank { struct
160 int level;
161 int ontime, offtime;
162 int on_dflt, off_dflt;
163 int time_use, level_use;
164 } bank[3]; member
175 int bank; /* Bank used, or -1 */ member
278 static void set_code(struct tca6507_chip *tca, int reg, int bank, int new) in set_code()
295 static void set_level(struct tca6507_chip *tca, int bank, int level) in set_level()
310 static void set_times(struct tca6507_chip *tca, int bank) in set_times()
/linux/drivers/pinctrl/
H A Dpinctrl-pistachio.c58 #define GPIO_BANK_BASE(bank) (0x200 + 0x24 * (bank)) argument
847 static inline u32 gpio_readl(struct pistachio_gpio_bank *bank, u32 reg) in gpio_readl()
852 static inline void gpio_writel(struct pistachio_gpio_bank *bank, u32 val, in gpio_writel()
858 static inline void gpio_mask_writel(struct pistachio_gpio_bank *bank, in gpio_mask_writel()
868 static inline void gpio_enable(struct pistachio_gpio_bank *bank, in gpio_enable()
874 static inline void gpio_disable(struct pistachio_gpio_bank *bank, in gpio_disable()
1171 struct pistachio_gpio_bank *bank = gpiochip_get_data(chip); in pistachio_gpio_get_direction() local
1181 struct pistachio_gpio_bank *bank = gpiochip_get_data(chip); in pistachio_gpio_get() local
1195 struct pistachio_gpio_bank *bank = gpiochip_get_data(chip); in pistachio_gpio_set() local
1205 struct pistachio_gpio_bank *bank = gpiochip_get_data(chip); in pistachio_gpio_direction_input() local
[all …]
/linux/drivers/irqchip/
H A Dirq-stm32mp-exti.c268 const struct stm32mp_exti_bank *bank = chip_data->reg_bank; in stm32mp_chip_suspend() local
280 const struct stm32mp_exti_bank *bank = chip_data->reg_bank; in stm32mp_chip_resume() local
329 const struct stm32mp_exti_bank *bank = chip_data->reg_bank; in stm32mp_exti_eoi() local
345 const struct stm32mp_exti_bank *bank = chip_data->reg_bank; in stm32mp_exti_mask() local
358 const struct stm32mp_exti_bank *bank = chip_data->reg_bank; in stm32mp_exti_unmask() local
371 const struct stm32mp_exti_bank *bank = chip_data->reg_bank; in stm32mp_exti_set_type() local
459 const struct stm32mp_exti_bank *bank = chip_data->reg_bank; in stm32mp_exti_retrigger() local
505 int bank; in stm32mp_exti_domain_alloc() local
564 const struct stm32mp_exti_bank *bank; in stm32mp_exti_chip_init() local
596 unsigned int bank, i, event; in stm32mp_exti_check_rif() local
/linux/arch/arm/mach-omap2/
H A Dpowerdomain-common.c47 u32 omap2_pwrdm_get_mem_bank_onstate_mask(u8 bank) in omap2_pwrdm_get_mem_bank_onstate_mask()
67 u32 omap2_pwrdm_get_mem_bank_retst_mask(u8 bank) in omap2_pwrdm_get_mem_bank_retst_mask()
87 u32 omap2_pwrdm_get_mem_bank_stst_mask(u8 bank) in omap2_pwrdm_get_mem_bank_stst_mask()
H A Dprm2xxx_3xxx.c111 int omap2_pwrdm_set_mem_onst(struct powerdomain *pwrdm, u8 bank, in omap2_pwrdm_set_mem_onst()
124 int omap2_pwrdm_set_mem_retst(struct powerdomain *pwrdm, u8 bank, in omap2_pwrdm_set_mem_retst()
137 int omap2_pwrdm_read_mem_pwrst(struct powerdomain *pwrdm, u8 bank) in omap2_pwrdm_read_mem_pwrst()
147 int omap2_pwrdm_read_mem_retst(struct powerdomain *pwrdm, u8 bank) in omap2_pwrdm_read_mem_retst()
/linux/drivers/net/ethernet/intel/ice/
H A Dice_nvm.c246 static u32 ice_get_flash_bank_offset(struct ice_hw *hw, enum ice_bank_select bank, u16 module) in ice_get_flash_bank_offset()
320 ice_read_flash_module(struct ice_hw *hw, enum ice_bank_select bank, u16 module, in ice_read_flash_module()
355 ice_read_nvm_module(struct ice_hw *hw, enum ice_bank_select bank, u32 offset, u16 *data) in ice_read_nvm_module()
382 ice_read_nvm_sr_copy(struct ice_hw *hw, enum ice_bank_select bank, u32 offset, u16 *data) in ice_read_nvm_sr_copy()
408 ice_read_netlist_module(struct ice_hw *hw, enum ice_bank_select bank, u32 offset, u16 *data) in ice_read_netlist_module()
590 ice_get_nvm_ver_info(struct ice_hw *hw, enum ice_bank_select bank, struct ice_nvm_info *nvm) in ice_get_nvm_ver_info()
644 ice_get_orom_civd_data(struct ice_hw *hw, enum ice_bank_select bank, in ice_get_orom_civd_data()
722 ice_get_orom_ver_info(struct ice_hw *hw, enum ice_bank_select bank, struct ice_orom_info *orom) in ice_get_orom_ver_info()
768 ice_get_netlist_info(struct ice_hw *hw, enum ice_bank_select bank, in ice_get_netlist_info()
1052 ice_get_nvm_css_hdr_len(struct ice_hw *hw, enum ice_bank_select bank, in ice_get_nvm_css_hdr_len()
/linux/drivers/mfd/
H A Dabx500-core.c62 int abx500_set_register_interruptible(struct device *dev, u8 bank, u8 reg, in abx500_set_register_interruptible()
75 int abx500_get_register_interruptible(struct device *dev, u8 bank, u8 reg, in abx500_get_register_interruptible()
88 int abx500_get_register_page_interruptible(struct device *dev, u8 bank, in abx500_get_register_page_interruptible()
102 int abx500_mask_and_set_register_interruptible(struct device *dev, u8 bank, in abx500_mask_and_set_register_interruptible()
/linux/drivers/memory/
H A Djz4780-nemc.c71 unsigned int bank, count = 0; in jz4780_nemc_num_banks() local
93 void jz4780_nemc_set_type(struct device *dev, unsigned int bank, in jz4780_nemc_set_type()
125 void jz4780_nemc_assert(struct device *dev, unsigned int bank, bool assert) in jz4780_nemc_assert()
159 unsigned int bank, in jz4780_nemc_configure_bank()
277 unsigned int bank; in jz4780_nemc_probe() local

123456789