Home
last modified time | relevance | path

Searched defs:_chnl (Results 1 – 3 of 3) sorted by relevance

/titanic_41/usr/src/uts/common/io/iwk/
H A Diwk_hw.h443 #define IWK_FH_TCSR_CHNL_TX_CONFIG_REG(_chnl) \ argument
445 #define IWK_FH_TCSR_CHNL_TX_CREDIT_REG(_chnl) \ argument
447 #define IWK_FH_TCSR_CHNL_TX_BUF_STS_REG(_chnl) \ argument
482 #define IWK_FH_TSSR_TX_STATUS_REG_BIT_BUFS_EMPTY(_chnl) \ argument
484 #define IWK_FH_TSSR_TX_STATUS_REG_BIT_NO_PEND_REQ(_chnl) \ argument
487 #define IWK_FH_TSSR_TX_STATUS_REG_MSK_CHNL_IDLE(_chnl) \ argument
497 #define IWK_FH_SRVC_CHNL_SRAM_ADDR_REG(_chnl) \ argument
506 #define IWK_FH_TFDIB_CTRL0_REG(_chnl) \ argument
508 #define IWK_FH_TFDIB_CTRL1_REG(_chnl) \ argument
/titanic_41/usr/src/uts/common/io/iwp/
H A Diwp_hw.h469 #define IWP_FH_TSSR_TX_STATUS_REG_BIT_BUFS_EMPTY(_chnl) \ argument
471 #define IWP_FH_TSSR_TX_STATUS_REG_BIT_NO_PEND_REQ(_chnl) \ argument
474 #define IWP_FH_TSSR_TX_STATUS_REG_MSK_CHNL_IDLE(_chnl) \ argument
485 #define IWP_FH_TFDIB_CTRL0_REG(_chnl)\ argument
488 #define IWP_FH_TFDIB_CTRL1_REG(_chnl)\ argument
570 #define IWP_FH_TCSR_CHNL_TX_CONFIG_REG(_chnl)\ argument
573 #define IWP_FH_TCSR_CHNL_TX_CREDIT_REG(_chnl)\ argument
576 #define IWP_FH_TCSR_CHNL_TX_BUF_STS_REG(_chnl)\ argument
1172 #define IWP_FH_SRVC_CHNL_SRAM_ADDR_REG(_chnl)\ argument
/titanic_41/usr/src/uts/common/io/iwh/
H A Diwh_hw.h472 #define IWH_FH_TSSR_TX_STATUS_REG_BIT_BUFS_EMPTY(_chnl) \ argument
474 #define IWH_FH_TSSR_TX_STATUS_REG_BIT_NO_PEND_REQ(_chnl) \ argument
477 #define IWH_FH_TSSR_TX_STATUS_REG_MSK_CHNL_IDLE(_chnl) \ argument
488 #define IWH_FH_TFDIB_CTRL0_REG(_chnl)\ argument
491 #define IWH_FH_TFDIB_CTRL1_REG(_chnl)\ argument
573 #define IWH_FH_TCSR_CHNL_TX_CONFIG_REG(_chnl)\ argument
576 #define IWH_FH_TCSR_CHNL_TX_CREDIT_REG(_chnl)\ argument
579 #define IWH_FH_TCSR_CHNL_TX_BUF_STS_REG(_chnl)\ argument
1172 #define IWH_FH_SRVC_CHNL_SRAM_ADDR_REG(_chnl)\ argument