Home
last modified time | relevance | path

Searched defs:ZeroReg (Results 1 – 23 of 23) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86FixupSetCC.cpp123 Register ZeroReg = MRI->createVirtualRegister(RC); in runOnMachineFunction() local
H A DX86FrameLowering.cpp956 ZeroReg = InProlog ? X86::RCX : MRI.createVirtualRegister(RegClass), in emitStackProbeInlineWindowsCoreCLR64() local
/freebsd/contrib/llvm-project/llvm/lib/Target/Mips/
H A DMipsSEInstrInfo.cpp87 unsigned Opc = 0, ZeroReg = 0; in copyPhysReg() local
H A DMipsAsmPrinter.cpp141 unsigned ZeroReg = Subtarget->isGP64bit() ? Mips::ZERO_64 : Mips::ZERO; in emitPseudoIndirectBranch() local
H A DMipsSEISelDAGToDAG.cpp85 unsigned DstReg = 0, ZeroReg = 0; in replaceUsesWithZeroReg() local
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64InstrInfo.cpp4430 unsigned Opcode, unsigned ZeroReg, in copyGPRRegTuple()
5924 unsigned CombineOpc, unsigned ZeroReg = 0, in canCombine()
5957 unsigned MulOpc, unsigned ZeroReg) { in canCombineWithMUL()
6100 unsigned Pattern) { in getMaddPatterns()
7049 unsigned BitSize, OrrOpc, ZeroReg; in genAlternativeCodeSequence() local
7111 unsigned SubOpc, ZeroReg; in genAlternativeCodeSequence() local
7159 unsigned BitSize, OrrOpc, ZeroReg; in genAlternativeCodeSequence() local
H A DAArch64ExpandPseudoInsts.cpp237 unsigned StlrOp, unsigned CmpOp, unsigned ExtendImm, unsigned ZeroReg, in expandCMP_SWAP()
H A DAArch64FastISel.cpp384 unsigned ZeroReg = (VT == MVT::i64) ? AArch64::XZR : AArch64::WZR; in materializeInt() local
4939 unsigned ZeroReg = (VT == MVT::i64) ? AArch64::XZR : AArch64::WZR; in selectSDiv() local
H A DAArch64ISelDAGToDAG.cpp3785 unsigned ZeroReg; in tryShiftAmountMod() local
3805 unsigned ZeroReg; in tryShiftAmountMod() local
H A DAArch64ISelLowering.cpp21863 unsigned ZeroReg; in replaceZeroVectorStore() local
/freebsd/contrib/llvm-project/llvm/lib/Target/AVR/
H A DAVRISelLowering.cpp934 SDValue ZeroReg = DAG.getRegister(Subtarget.getZeroRegister(), MVT::i8); in LowerINLINEASM() local
1915 Register ZeroReg = MRI.createVirtualRegister(&AVR::GPR8RegClass); in insertMultibyteShift() local
H A DAVRExpandPseudoInsts.cpp459 Register ZeroReg = MI.getOperand(2).getReg(); in expand() local
1494 Register ZeroReg = MI.getOperand(3).getReg(); in expandROLBRd() local
/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/
H A DGIMatchTableExecutorImpl.h1088 uint16_t ZeroReg = readU16(); in executeMatchTable() local
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMInstructionSelector.cpp552 auto ZeroReg = MRI.createVirtualRegister(&ARM::GPRRegClass); in selectCmp() local
H A DARMFastISel.cpp1476 unsigned ZeroReg = fastMaterializeConstant(Zero); in SelectCmp() local
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/GISel/
H A DAArch64LegalizerInfo.cpp1636 Register ZeroReg = in legalizeIntrinsic() local
/freebsd/contrib/llvm-project/llvm/lib/Target/SPIRV/
H A DSPIRVInstructionSelector.cpp1663 Register ZeroReg = buildZerosVal(ResType, I); in selectSelect() local
/freebsd/contrib/llvm-project/llvm/lib/Target/Mips/AsmParser/
H A DMipsAsmParser.cpp2782 unsigned ZeroReg = IsAddress ? ABI.GetNullPtr() : ABI.GetZeroReg(); in loadImmediate() local
4259 unsigned ZeroReg; in expandDivRem() local
/freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCInstrInfo.cpp2098 MCRegister ZeroReg; in onlyFoldImmediate() local
H A DPPCISelDAGToDAG.cpp6310 SDValue ZeroReg = in Select() local
H A DPPCISelLowering.cpp12242 unsigned ZeroReg = is64bit ? PPC::ZERO8 : PPC::ZERO; in EmitPartwordAtomicBinary() local
13295 Register ZeroReg = is64bit ? PPC::ZERO8 : PPC::ZERO; in EmitInstrWithCustomInserter() local
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DSIInstrInfo.cpp8816 Register ZeroReg = MRI.createVirtualRegister(RI.getBoolRC()); in convertNonUniformLoopRegion() local
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/
H A DCombinerHelper.cpp2292 Register ZeroReg; in applyCombineUnmergeZExtToZExt() local