Home
last modified time | relevance | path

Searched defs:WR4 (Results 1 – 25 of 71) sorted by relevance

123

/freebsd/sys/arm/mv/clk/
H A Darmada38x_gen.c45 #define WR4(_clk, offset, val) \ macro
/freebsd/sys/arm/freescale/imx/
H A Dimx6_src.c64 WR4(struct src_softc *sc, bus_size_t off, uint32_t val) in WR4() function
H A Dimx6_snvs.c87 WR4(struct snvs_softc *sc, bus_size_t offset, uint32_t value) in WR4() function
H A Dimx_iomux.c112 WR4(struct iomux_softc *sc, bus_size_t off, uint32_t val) in WR4() function
H A Dimx6_ccm.c73 WR4(struct ccm_softc *sc, bus_size_t off, uint32_t val) in WR4() function
/freebsd/sys/arm/mv/
H A Dmv_ap806_clock.c101 #define WR4(sc, reg, val) SYSCON_WRITE_4((sc)->syscon, (reg), (val)) macro
H A Dmvebu_pinctrl.c107 #define WR4(sc, reg, val) SYSCON_WRITE_4((sc)->syscon, (reg), (val)) macro
H A Dmv_cp110_clock.c135 #define WR4(sc, reg, val) SYSCON_WRITE_4((sc)->syscon, (reg), (val)) macro
H A Dmv_thermal.c123 #define WR4(sc, reg, val) \ macro
/freebsd/sys/arm64/freescale/imx/clk/
H A Dimx_clk_gate.c39 #define WR4(_clk, off, val) \ macro
H A Dimx_clk_mux.c43 #define WR4(_clk, off, val) \ macro
/freebsd/sys/arm64/qoriq/clk/
H A Dqoriq_clk_pll.c50 #define WR4(_clk, offset, val) \ macro
/freebsd/sys/dev/clk/
H A Dclk_mux.c39 #define WR4(_clk, off, val) \ macro
H A Dclk_gate.c39 #define WR4(_clk, off, val) \ macro
H A Dclk_div.c39 #define WR4(_clk, off, val) \ macro
/freebsd/sys/dev/clk/rockchip/
H A Drk_clk_gate.c39 #define WR4(_clk, off, val) \ macro
H A Drk_clk_mux.c46 #define WR4(_clk, off, val) \ macro
H A Drk_clk_fract.c38 #define WR4(_clk, off, val) \ macro
/freebsd/sys/dev/eqos/
H A Dif_eqos_fdt.c84 #define WR4(sc, o, v) bus_write_4(sc->res[EQOS_RES_MEM], (o), (v)) macro
/freebsd/sys/arm/allwinner/
H A Daw_usb3phy.c107 #define WR4(res, o, v) bus_write_4(res, (o), (v)) macro
/freebsd/sys/arm64/rockchip/
H A Drk_usbphy.c67 #define WR4(_sc, _r, _v) bus_write_4((_sc)->mem_res, (_r), (_v)) macro
H A Drk_pcie_phy.c98 #define WR4(sc, reg, mask, val) \ macro
/freebsd/sys/dev/hwpmc/
H A Dpmu_dmc620.c70 #define WR4(sc, r, v) bus_write_4((sc)->sc_res[0], (r), (v)) macro
/freebsd/sys/arm/nvidia/
H A Dtegra_rtc.c75 #define WR4(_sc, _r, _v) bus_write_4((_sc)->mem_res, (_r), (_v)) macro
H A Dtegra_lic.c65 #define WR4(_sc, _b, _r, _v) bus_write_4((_sc)->mem_res[_b], (_r), (_v)) macro

123