Home
last modified time | relevance | path

Searched defs:VecReg (Results 1 – 7 of 7) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/MCTargetDesc/
H A DHexagonMCInstrInfo.cpp694 bool HexagonMCInstrInfo::IsVecRegPair(unsigned VecReg) { in IsVecRegPair() argument
699 bool HexagonMCInstrInfo::IsReverseVecRegPair(unsigned VecReg) { in IsReverseVecRegPair() argument
703 bool HexagonMCInstrInfo::IsVecRegSingle(unsigned VecReg) { in IsVecRegSingle() argument
[all...]
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DAMDGPURegisterBankInfo.cpp1926 Register VecReg = MI.getOperand(1).getReg(); in foldExtractEltToCmpSelect() local
2024 Register VecReg = MI.getOperand(1).getReg(); in foldInsertEltToCmpSelect() local
H A DSIInstrInfo.cpp2349 Register VecReg = MI.getOperand(0).getReg(); in expandPostRAPseudo() local
2381 Register VecReg = MI.getOperand(0).getReg(); in expandPostRAPseudo() local
2426 Register VecReg = MI.getOperand(1).getReg(); in expandPostRAPseudo() local
H A DAMDGPUInstructionSelector.cpp3115 Register VecReg = MI.getOperand(1).getReg(); in selectG_INSERT_VECTOR_ELT() local
H A DSIISelLowering.cpp4603 unsigned VecReg, in computeIndirectRegAndOffset()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/
H A DLegalizerHelper.cpp2844 Register VecReg = MI.getOperand(1).getReg(); in widenScalar() local
2880 Register VecReg = MI.getOperand(1).getReg(); in widenScalar() local
3048 Register VecReg = MI.getOperand(1).getReg(); in widenScalar() local
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/GISel/
H A DAArch64InstructionSelector.cpp3885 Register VecReg, unsigned LaneIdx, MachineIRBuilder &MIRBuilder) const { in emitExtractVectorElt()