Home
last modified time | relevance | path

Searched defs:UseReg (Results 1 – 15 of 15) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCVSXSwapRemoval.cpp722 Register UseReg = MI->getOperand(0).getReg(); in recordUnoptimizableWebs() local
799 Register UseReg = MI->getOperand(0).getReg(); in markSwapsForRemoval() local
H A DPPCPreEmitPeephole.cpp256 Register UseReg; in addLinkerOpt() member
H A DPPCMIPeephole.cpp1299 for (auto UseReg : ToErase->explicit_uses()) in simplifyCode() local
/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonCopyToCombine.cpp236 static bool isUnsafeToMoveAcross(MachineInstr &MI, unsigned UseReg, in isUnsafeToMoveAcross()
245 static Register UseReg(const MachineOperand& MO) { in UseReg() function
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DAMDGPURegBankSelect.cpp274 Register UseReg = getVReg(UseOP); in runOnMachineFunction() local
H A DSIFoldOperands.cpp1110 Register UseReg = OpToFold.getReg(); in tryToFoldACImm() local
1309 Register UseReg = OpToFold.getReg(); in foldOperand() local
1811 Register UseReg = CopyMI->getOperand(1).getReg(); in foldCopyToAGPRRegSequence() local
H A DAMDGPURegBankLegalizeHelper.cpp995 Register UseReg = MI.getOperand(i).getReg(); in applyMappingPHI() local
H A DGCNSchedStrategy.cpp1948 Register UseReg = MO.getReg(); in rematerialize() local
H A DGCNHazardRecognizer.cpp1009 Register UseReg; in checkVALUHazards() local
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64StackTaggingPreRA.cpp269 Register UseReg = WorkList.pop_back_val(); in findFirstSlotCandidate() local
/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/MCTargetDesc/
H A DHexagonMCCodeEmitter.cpp751 MCRegister UseReg = MO.getReg(); in getMachineOpValue() local
/freebsd/contrib/llvm-project/llvm/lib/Target/WebAssembly/
H A DWebAssemblyRegStackify.cpp959 Register UseReg = SubsequentUse->getReg(); in runOnMachineFunction() local
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMFastISel.cpp2237 unsigned ARMFastISel::ARMSelectCallOp(bool UseReg) { in ARMSelectCallOp()
2454 bool UseReg = false; in SelectCall() local
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/
H A DScheduleDAGInstrs.cpp293 Register UseReg = UseInstr->getOperand(UseOpIdx).getReg(); in addPhysRegDataDeps() local
H A DMachineSink.cpp1823 RegSubRegPair &UseReg = Entry.first; in aggressivelySinkIntoCycle() local