| /freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCMIPeephole.cpp | 801 Register TrueReg = in simplifyCode() local
868 Register TrueReg = in simplifyCode() local
1226 Register TrueReg = in simplifyCode() local
|
| H A D | PPCInstrInfo.cpp | 1520 Register DstReg, Register TrueReg, in canInsertSelect()
1567 ArrayRef<MachineOperand> Cond, Register TrueReg, in insertSelect()
3285 unsigned TrueReg, unsigned FalseReg, in selectReg()
3444 Register TrueReg = TRI->lookThruCopyLike(Reg, MRI); in getForwardingDefMI() local
4639 Register TrueReg = CompareUseMI.getOperand(1).getReg(); in simplifyToLI() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVVectorPeephole.cpp | 723 Register TrueReg = MI.getOperand(3).getReg(); in foldVMergeToMask() local
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
| H A D | CombinerHelperCasts.cpp | 212 Register TrueReg = Select->getTrueReg(); in matchCastOfSelect() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
| H A D | SystemZInstrInfo.cpp | 600 Register DstReg, Register TrueReg, in canInsertSelect()
636 Register TrueReg, in insertSelect()
|
| H A D | SystemZISelLowering.cpp | 9580 Register TrueReg = MI->getOperand(1).getReg(); in createPHIsForSelects() local
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | TargetInstrInfo.h | 959 Register TrueReg, Register FalseReg, in canInsertSelect()
983 Register TrueReg, Register FalseReg) const { in insertSelect()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyFastISel.cpp | 927 Register TrueReg = getRegForValue(Select->getTrueValue()); in selectSelect() local
|
| H A D | WebAssemblyISelLowering.cpp | 550 unsigned Tmp0, Tmp1, CmpReg, EqzReg, FalseReg, TrueReg; in LowerFPToInt() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMInstructionSelector.cpp | 789 auto TrueReg = MIB.getReg(2); in selectSelect() local
|
| H A D | ARMBaseInstrInfo.cpp | 2199 MachineOperand TrueReg = MI.getOperand(Invert ? 1 : 2); in optimizeSelect() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SIInstrInfo.cpp | 1192 Register TrueReg, in insertVectorSelect()
3284 Register DstReg, Register TrueReg, in canInsertSelect()
3327 Register TrueReg, Register FalseReg) const { in insertSelect()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86InstrInfo.cpp | 4158 Register DstReg, Register TrueReg, in canInsertSelect()
4196 ArrayRef<MachineOperand> Cond, Register TrueReg, in insertSelect()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64InstrInfo.cpp | 764 Register DstReg, Register TrueReg, in canInsertSelect()
815 Register TrueReg, Register FalseReg) const { in insertSelect()
|