Home
last modified time | relevance | path

Searched defs:TSFlags (Results 1 – 25 of 34) sorted by relevance

12

/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/MCTargetDesc/
H A DRISCVBaseInfo.h130 static inline unsigned getFormat(uint64_t TSFlags) { in getFormat()
134 static inline VLMUL getLMul(uint64_t TSFlags) { in getLMul()
138 static inline bool doesForceTailAgnostic(uint64_t TSFlags) { in doesForceTailAgnostic()
142 static inline bool isTiedPseudo(uint64_t TSFlags) { in isTiedPseudo()
146 static inline bool hasSEWOp(uint64_t TSFlags) { in hasSEWOp()
150 static inline bool hasVLOp(uint64_t TSFlags) { in hasVLOp()
154 static inline bool hasVecPolicyOp(uint64_t TSFlags) { in hasVecPolicyOp()
158 static inline bool isRVVWideningReduction(uint64_t TSFlags) { in isRVVWideningReduction()
162 static inline bool usesMaskPolicy(uint64_t TSFlags) { in usesMaskPolicy()
167 static inline bool hasRoundModeOp(uint64_t TSFlags) { in hasRoundModeOp()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVRegisterInfo.h41 static inline bool isVRegClass(uint64_t TSFlags) { in isVRegClass()
46 static inline RISCVII::VLMUL getLMul(uint64_t TSFlags) { in getLMul()
51 static inline unsigned getNF(uint64_t TSFlags) { in getNF()
H A DRISCVOptWInstrs.cpp102 const uint64_t TSFlags = MCID.TSFlags; in vectorPseudoHasAllNBitUsers() local
353 uint64_t TSFlags = MI.getDesc().TSFlags; in isSignExtendingOpW() local
H A DRISCVInsertVSETVLI.cpp402 uint64_t TSFlags = MI.getDesc().TSFlags; in getDemanded() local
999 const uint64_t TSFlags = MI.getDesc().TSFlags; in computeInfoForInstr() local
1430 uint64_t TSFlags = MI.getDesc().TSFlags; in emitVSETVLIs() local
H A DRISCVAsmPrinter.cpp957 uint64_t TSFlags = MCID.TSFlags; in lowerRISCVVMachineInstrToMCInst() local
H A DRISCVInstrInfo.cpp297 uint64_t TSFlags = MBBI->getDesc().TSFlags; in isConvertibleToVMV_V_V() local
1710 const uint64_t TSFlags = Desc.TSFlags; in areRVVInstsReassociable() local
2476 const uint64_t TSFlags = Desc.TSFlags; verifyInstruction() local
2986 uint64_t TSFlags = MI.getDesc().TSFlags; createMIROperandComment() local
[all...]
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/MCTargetDesc/
H A DX86BaseInfo.h879 inline bool isPrefix(uint64_t TSFlags) { in isPrefix()
884 inline bool isPseudo(uint64_t TSFlags) { in isPseudo()
890 inline uint8_t getBaseOpcodeFor(uint64_t TSFlags) { in getBaseOpcodeFor()
894 inline bool hasImm(uint64_t TSFlags) { return (TSFlags & X86II::ImmMask) != 0; } in hasImm()
898 inline unsigned getSizeOfImm(uint64_t TSFlags) { in getSizeOfImm()
920 inline bool isImmPCRel(uint64_t TSFlags) { in isImmPCRel()
940 inline bool isImmSigned(uint64_t TSFlags) { in isImmSigned()
998 inline bool hasNewDataDest(uint64_t TSFlags) { in hasNewDataDest()
1008 inline int getMemoryOperandNo(uint64_t TSFlags) { in getMemoryOperandNo()
1258 uint64_t TSFlags = Desc.TSFlags; in canUseApxExtendedReg() local
[all …]
H A DX86MCCodeEmitter.cpp415 static bool isDispOrCDisp8(uint64_t TSFlags, int Value, int &ImmOffset) { in isDispOrCDisp8()
439 static MCFixupKind getImmFixupKind(uint64_t TSFlags) { in getImmFixupKind()
608 const MCInst &MI, unsigned Op, unsigned RegOpcodeField, uint64_t TSFlags, in emitMemModRMByte()
884 uint64_t TSFlags = MCII.get(MI.getOpcode()).TSFlags; in emitPrefixImpl() local
959 uint64_t TSFlags = Desc.TSFlags; in emitVEXOpcodePrefix() local
1338 uint64_t TSFlags = Desc.TSFlags; in emitREXPrefix() local
1464 uint64_t TSFlags = Desc.TSFlags; in emitOpcodePrefix() local
1526 uint64_t TSFlags = Desc.TSFlags; in emitPrefix() local
1548 uint64_t TSFlags = Desc.TSFlags; in encodeInstruction() local
H A DX86InstPrinterCommon.cpp383 uint64_t TSFlags = Desc.TSFlags; in printInstFlags() local
H A DX86EncodingOptimization.cpp37 uint64_t TSFlags = Desc.TSFlags; in optimizeInstFromVEX3ToVEX2() local
H A DX86InstComments.cpp253 uint64_t TSFlags = Desc.TSFlags; in printMasking() local
H A DX86AsmBackend.cpp259 uint64_t TSFlags = Desc.TSFlags; in isRIPRelative() local
298 uint64_t TSFlags = Desc.TSFlags; in determinePaddingPrefix() local
H A DX86MCTargetDesc.cpp117 int MemoryOperand, uint64_t TSFlags) { in needsAddressSizeOverride()
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86CompressEVEX.cpp178 uint64_t TSFlags = MI.getDesc().TSFlags; in CompressEVEXImpl() local
H A DX86InstrFMA3Info.cpp141 const X86InstrFMA3Group *llvm::getFMA3Group(unsigned Opcode, uint64_t TSFlags) { in getFMA3Group()
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMHazardRecognizer.cpp112 uint64_t TSFlags = MI.getDesc().TSFlags; in getBaseOffset() local
/freebsd/contrib/llvm-project/llvm/lib/Target/CSKY/MCTargetDesc/
H A DCSKYInstPrinter.cpp132 uint64_t TSFlags = MII.get(MI->getOpcode()).TSFlags; in printOperand() local
/freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCHazardRecognizers.cpp287 uint64_t TSFlags = MCID.TSFlags; in GetInstrType() local
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DAMDGPUInsertDelayAlu.cpp63 static DelayType getDelayType(uint64_t TSFlags) { in getDelayType()
/freebsd/contrib/llvm-project/llvm/include/llvm/MC/
H A DMCInstrDesc.h215 uint64_t TSFlags; // Target Specific Flag values variable
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/
H A DARMMCTargetDesc.cpp569 uint64_t TSFlags = Desc.TSFlags; in evaluateMemoryOperandAddress() local
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/AsmParser/
H A DAMDGPUAsmParser.cpp3459 uint64_t TSFlags = MII.get(Inst.getOpcode()).TSFlags; in checkTargetMatchPredicate() local
4386 uint64_t TSFlags = MII.get(Inst.getOpcode()).TSFlags; in validateOffset() local
4415 uint64_t TSFlags = MII.get(Inst.getOpcode()).TSFlags; in validateFlatOffset() local
4462 uint64_t TSFlags = MII.get(Inst.getOpcode()).TSFlags; in validateSMEMOffset() local
4535 uint64_t TSFlags = MII.get(Opc).TSFlags; in validateOpSel() local
4566 uint64_t TSFlags = MII.get(Opc).TSFlags; in validateNeg() local
4733 uint64_t TSFlags = MII.get(Inst.getOpcode()).TSFlags; in validateAGPRLdSt() local
4854 uint64_t TSFlags = MII.get(Inst.getOpcode()).TSFlags; in validateDS() local
4916 uint64_t TSFlags = MII.get(Inst.getOpcode()).TSFlags; in validateCoherencyBits() local
/freebsd/contrib/llvm-project/llvm/utils/TableGen/Common/
H A DCodeGenRegisters.h357 uint8_t TSFlags; variable
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/Disassembler/
H A DAMDGPUDisassembler.cpp403 uint64_t TSFlags = DAsm->getMCII()->get(Opc).TSFlags; in decodeAVLdSt() local
946 auto TSFlags = MCII->get(MI.getOpcode()).TSFlags; in convertMIMGInst() local
/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DTargetRegisterInfo.h64 const uint8_t TSFlags; variable

12