| /freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/MCTargetDesc/ |
| H A D | HexagonMCDuplexInfo.cpp | 190 unsigned DstReg, PredReg, SrcReg, Src1Reg, Src2Reg; in getDuplexCandidateGroup() local
|
| H A D | HexagonMCCompound.cpp | 81 unsigned DstReg, SrcReg, Src1Reg, Src2Reg; in getCompoundCandidateGroup() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
| H A D | SystemZPostRewrite.cpp | 104 Register Src1Reg = MBBI->getOperand(1).getReg(); in selectSELRMux() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/GISel/ |
| H A D | AArch64PostLegalizerLowering.cpp | 692 Register Src1Reg = MI.getOperand(1).getReg(); in matchDupLane() local
748 Register Src1Reg = MI.getOperand(1).getReg(); in applyDupLane() local
769 Register Src1Reg = Unmerge.getReg(Unmerge.getNumOperands() - 1); in matchScalarizeVectorUnmerge() local
780 Register Src1Reg = Unmerge.getReg(Unmerge.getNumOperands() - 1); in applyScalarizeVectorUnmerge() local
|
| H A D | AArch64InstructionSelector.cpp | 1896 Register Src1Reg = I.getOperand(1).getReg(); in selectVectorSHL() local
1942 Register Src1Reg = I.getOperand(1).getReg(); in selectVectorAshrLshr() local
3801 Register Src1Reg = I.getOperand(1).getReg(); in selectMergeValues() local
5065 Register Src1Reg = I.getOperand(1).getReg(); in selectShuffleVector() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | MLxExpansionPass.cpp | 275 Register Src1Reg = MI->getOperand(2).getReg(); in ExpandFPMLxInstruction() local
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/ |
| H A D | LegalizationArtifactCombiner.h | 623 Register Src1Reg = Concat.getSourceReg(0); in findValueFromConcat() local
655 Register Src1Reg = BV.getSourceReg(0); in findValueFromBuildVector() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonInstrInfo.cpp | 1288 Register Src1Reg = MI.getOperand(1).getReg(); in expandPostRAPseudo() local
1312 Register Src1Reg = MI.getOperand(1).getReg(); in expandPostRAPseudo() local
3427 Register DstReg, SrcReg, Src1Reg, Src2Reg; in getCompoundCandidateGroup() local
3925 Register DstReg, SrcReg, Src1Reg, Src2Reg; in getDuplexCandidateGroup() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Mips/ |
| H A D | MipsFastISel.cpp | 1038 Register Src1Reg = getRegForValue(SI->getTrueValue()); in selectSelect() local
1933 Register Src1Reg = getRegForValue(I->getOperand(1)); in selectDivRem() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64FastISel.cpp | 2656 Register Src1Reg = getRegForValue(Src1Val); in optimizeSelect() local
2779 Register Src1Reg = getRegForValue(SI->getTrueValue()); in selectSelect() local
4639 Register Src1Reg = getRegForValue(I->getOperand(1)); in selectRem() local
4711 Register Src1Reg = getRegForValue(I->getOperand(1)); in selectMul() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUInstructionSelector.cpp | 437 Register Src1Reg = I.getOperand(3).getReg(); in selectG_UADDO_USUBO_UADDE_USUBE() local
791 Register Src1Reg = I.getOperand(2).getReg(); in selectG_INSERT() local
1027 Register Src1Reg = I.getOperand(3).getReg(); in selectG_INTRINSIC() local
1379 Register Src1Reg = in selectIntrinsicCmp() local
|
| H A D | AMDGPURegisterBankInfo.cpp | 4611 Register Src1Reg = MI.getOperand(3).getReg(); in getInstrMapping() local
|
| H A D | AMDGPULegalizerInfo.cpp | 2481 Register Src1Reg = MI.getOperand(2).getReg(); in legalizeFrem() local
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
| H A D | CombinerHelper.cpp | 4674 Register Src1Reg = PtrAdd.getBaseReg(); in reassociationCanBreakAddressingModePattern() local
4739 Register Src1Reg = MI.getOperand(1).getReg(); in matchReassocConstantInnerRHS() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 18255 Register Src1Reg = MI.getOperand(1).getReg(); emitQuietFCMP() local
|