| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelDAGToDAG.cpp | 3321 bool RISCVDAGToDAGISel::selectVSplat(SDValue N, SDValue &SplatVal) { in selectVSplat()
3330 static bool selectVSplatImmHelper(SDValue N, SDValue &SplatVal, in selectVSplatImmHelper()
3360 bool RISCVDAGToDAGISel::selectVSplatSimm5(SDValue N, SDValue &SplatVal) { in selectVSplatSimm5()
3365 bool RISCVDAGToDAGISel::selectVSplatSimm5Plus1(SDValue N, SDValue &SplatVal) { in selectVSplatSimm5Plus1()
3372 SDValue &SplatVal) { in selectVSplatSimm5Plus1NonZero()
3380 SDValue &SplatVal) { in selectVSplatUimm()
3386 bool RISCVDAGToDAGISel::selectLow8BitsVSplat(SDValue N, SDValue &SplatVal) { in selectLow8BitsVSplat()
|
| H A D | RISCVISelLowering.cpp | 3470 matchSplatAsGather(SDValue SplatVal,MVT VT,const SDLoc & DL,SelectionDAG & DAG,const RISCVSubtarget & Subtarget) matchSplatAsGather() argument
8057 SDValue SplatVal = Op.getOperand(0); lowerVectorMaskSplat() local
16534 __anon765c18b71b02(SDValue V, unsigned Opc, unsigned OpcVL, APInt &SplatVal) combineTruncToVnclip() argument
[all...] |
| /freebsd/contrib/llvm-project/llvm/lib/Target/LoongArch/ |
| H A D | LoongArchISelDAGToDAG.cpp | 353 bool LoongArchDAGToDAGISel::selectVSplatImm(SDValue N, SDValue &SplatVal) { in selectVSplatImm()
|
| /freebsd/contrib/llvm-project/llvm/lib/IR/ |
| H A D | Constants.cpp | 118 if (const auto *SplatVal = getSplatValue()) in isAllOnesValue() local
135 if (const auto *SplatVal = getSplatValue()) in isOneValue() local
162 if (const auto *SplatVal = getSplatValue()) in isNotOneValue() local
180 if (const auto *SplatVal = getSplatValue()) in isMinSignedValue() local
207 if (const auto *SplatVal = getSplatValue()) in isNotMinSignedValue() local
1706 Constant *SplatVal = IElt->getOperand(1); in getSplatValue() local
|
| H A D | ConstantFold.cpp | 402 if (Constant *SplatVal = Val->getSplatValue()) in ConstantFoldExtractElementInstruction() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/GISel/ |
| H A D | RISCVLegalizerInfo.cpp | 721 Register SplatVal = MI.getOperand(1).getReg(); in legalizeSplatVector() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Transforms/InstCombine/ |
| H A D | InstCombineVectorOps.cpp | 1231 Value *SplatVal = InsElt.getOperand(1); in foldInsSequenceIntoSplat() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyISelLowering.cpp | 2590 auto IsZeroSplat = [](SDValue SplatVal) { in performVectorTruncZeroCombine()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 10731 SDValue SplatVal = DAG.getSExtOrTrunc(CCVal, DL, SplatValVT); in LowerSELECT() local
13330 SDValue SplatVal = DAG.getAnyExtOrTrunc(Op.getOperand(0), DL, MVT::i64); in LowerSPLAT_VECTOR() local
14652 static bool isPow2Splat(SDValue Op, uint64_t &SplatVal, bool &Negated) { in isPow2Splat()
14696 uint64_t SplatVal; in LowerDIV() local
21615 SDValue SplatVal, unsigned NumVecElts) { in splitStoreSplat()
21872 SDValue SplatVal = in replaceZeroVectorStore() local
21905 SDValue SplatVal; in replaceSplatVectorStore() local
27395 uint64_t SplatVal; in LowerFixedLengthVectorIntDivideToSVE() local
|
| H A D | AArch64TargetTransformInfo.cpp | 1220 if (auto *SplatVal = getSplatValue(Vec)) in instCombineSVELast() local
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
| H A D | IRTranslator.cpp | 3184 auto SplatVal = MIRBuilder.buildExtractVectorElementConstant( in translateShuffleVector() local
|
| H A D | LegalizerHelper.cpp | 8736 APInt SplatVal = APInt::getSplat(NumBits, Scalar); in getMemsetValue() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
| H A D | SystemZISelLowering.cpp | 7183 SDValue SplatVal = Op1->getOperand(0); in combineSTORE() local
7200 SDValue SplatVal = DAG.getSplatVector(SplatVT, SDLoc(SN), Word); in combineSTORE() local
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeDAG.cpp | 2052 SDValue SplatVal = Node->getOperand(0); in ExpandSPLAT_VECTOR() local
|
| H A D | DAGCombiner.cpp | 11838 if (SDValue SplatVal = DAG.getSplatValue(Index); in refineUniformBase() local
11849 if (SDValue SplatVal = DAG.getSplatValue(Index.getOperand(0)); in refineUniformBase() local
11855 if (SDValue SplatVal = DAG.getSplatValue(Index.getOperand(1)); in refineUniformBase() local
12062 APInt SplatVal; in visitVECTOR_COMPRESS() local
22375 APInt SplatVal; in scalarizeExtractedBinop() local
|
| H A D | SelectionDAG.cpp | 145 bool ISD::isConstantSplatVector(const SDNode *N, APInt &SplatVal) { in isConstantSplatVector()
186 APInt SplatVal; in isConstantSplatVectorAllOnes() local
235 APInt SplatVal; in isConstantSplatVectorAllZeros() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelDAGToDAG.cpp | 977 APInt SplatVal; in PreprocessISelDAG() local
|
| H A D | X86ISelLowering.cpp | 5063 bool isConstantSplat(SDValue Op, APInt &SplatVal, bool AllowPartialUndefs) { in isConstantSplat()
32697 APInt SplatVal; in ReplaceNodeResults() local
49426 APInt SplatVal; in combineAndMaskToShift() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCISelLowering.cpp | 10102 unsigned SplatVal = APSplatValue.getZExtValue(); in lowerToXXSPLTI32DX() local
15682 SDValue SplatVal = in combineVectorShuffle() local
|