Home
last modified time | relevance | path

Searched defs:SchedModel (Results 1 – 25 of 32) sorted by relevance

12

/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DVLIWMachineScheduler.h40 const TargetSchedModel *SchedModel; variable
129 const TargetSchedModel *SchedModel = nullptr; member
211 const TargetSchedModel *SchedModel = nullptr; global() variable
H A DTargetSubtargetInfo.h147 const TargetSchedModel *SchedModel) const { in resolveSchedClass()
253 const TargetSchedModel *SchedModel) const { in adjustSchedDependency()
H A DTargetSchedule.h34 MCSchedModel SchedModel; variable
H A DScheduleDAGInstrs.h122 TargetSchedModel SchedModel; variable
H A DMachineTraceMetrics.h103 TargetSchedModel SchedModel; variable
H A DMachineScheduler.h850 const TargetSchedModel *SchedModel = nullptr; variable
1189 const TargetSchedModel *SchedModel = nullptr; variable
/freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/
H A DSystemZHazardRecognizer.h48 const TargetSchedModel *SchedModel; variable
H A DSystemZMachineScheduler.h36 TargetSchedModel SchedModel; variable
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64StorePairSuppress.cpp35 TargetSchedModel SchedModel; member in __anondab15a050111::AArch64StorePairSuppress
H A DAArch64ConditionalCompares.cpp762 MCSchedModel SchedModel; member in __anon79d718350211::AArch64ConditionalCompares
H A DAArch64SIMDInstrOpt.cpp72 TargetSchedModel SchedModel; member
/freebsd/contrib/llvm-project/llvm/include/llvm/MC/
H A DMCSubtargetInfo.h60 const MCSchedModel *SchedModel; member
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DSIPreEmitPeephole.cpp312 const TargetSchedModel &SchedModel; member in __anona59f01570311::BranchWeightCostModel
H A DAMDGPUInsertDelayAlu.cpp31 const TargetSchedModel *SchedModel; member in __anon39c000570111::AMDGPUInsertDelayAlu
H A DSIInstrInfo.h89 TargetSchedModel SchedModel; variable
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/
H A DEarlyIfConversion.cpp806 MCSchedModel SchedModel; member in __anon4c5015260311::EarlyIfConverter
1198 TargetSchedModel SchedModel; member in __anon4c5015260b11::EarlyIfPredicator
H A DMachineTraceMetrics.cpp935 const TargetSchedModel &SchedModel, in updatePhysDepsUpwards()
992 const TargetSchedModel &SchedModel, in pushDepHeight()
H A DMachineCombiner.cpp69 MCSchedModel SchedModel; member in __anon20cc5c180111::MachineCombiner
H A DTargetInstrInfo.cpp1800 unsigned TargetInstrInfo::defaultDefLatency(const MCSchedModel &SchedModel, in defaultDefLatency()
1826 bool TargetInstrInfo::hasLowDefLatency(const TargetSchedModel &SchedModel, in hasLowDefLatency()
H A DMachineLICM.cpp126 TargetSchedModel SchedModel; member in __anona9a475ae0111::MachineLICMImpl
H A DMachineScheduler.cpp2555 init(ScheduleDAGMI *DAG, const TargetSchedModel *SchedModel) { in init()
3269 const TargetSchedModel *SchedModel) { in initResourceDelta()
/freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCInstrInfo.h460 bool hasLowDefLatency(const TargetSchedModel &SchedModel, in hasLowDefLatency()
H A DPPCTargetTransformInfo.cpp344 TargetSchedModel SchedModel; in isHardwareLoopProfitable() local
/freebsd/contrib/llvm-project/llvm/lib/MC/
H A DMCSubtargetInfo.cpp355 const MCSchedModel &SchedModel = getSchedModelForCPU(CPU); in getInstrItineraryForCPU() local
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMSubtarget.h193 MCSchedModel SchedModel; variable

12