Home
last modified time | relevance | path

Searched defs:ResultReg (Results 1 – 20 of 20) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64FastISel.cpp362 Register ResultReg = createResultReg(&AArch64::GPR64spRegClass); in fastMaterializeAlloca() local
385 Register ResultReg = createResultReg(RC); in materializeInt() local
421 Register ResultReg = createResultReg(TLI.getRegClassFor(VT)); in materializeFP() local
439 Register ResultReg = createResultReg(TLI.getRegClassFor(VT)); in materializeFP() local
463 unsigned ResultReg; in materializeGV() local
1065 Register ResultReg = createResultReg(&AArch64::GPR64spRegClass); in simplifyAddress() local
1076 unsigned ResultReg = 0; in simplifyAddress() local
1110 unsigned ResultReg; in simplifyAddress() local
1216 unsigned ResultReg = 0; in emitAddSub() local
1321 unsigned ResultReg; in emitAddSub_rr() local
[all …]
H A DAArch64PointerAuth.cpp410 Register ResultReg = MBBI->getOperand(0).getReg(); in expandPAuthBlend() local
H A DAArch64InstrInfo.cpp6667 Register ResultReg = Root.getOperand(0).getReg(); in genFusedMultiply() local
6732 Register ResultReg = Root.getOperand(0).getReg(); in genFNegatedMAD() local
6785 Register ResultReg = Root.getOperand(0).getReg(); in genIndexedMultiply() local
6898 Register ResultReg = Root.getOperand(0).getReg(); in genMaddR() local
6937 Register ResultReg = Root.getOperand(0).getReg(); in genSubAdd2SubSub() local
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86FastISel.cpp317 MachineMemOperand *MMO, unsigned &ResultReg, in X86FastEmitLoad()
701 unsigned &ResultReg) { in X86FastEmitExtend()
1349 unsigned ResultReg = 0; in X86SelectLoad() local
1449 unsigned ResultReg = 0; in X86SelectCmp() local
1538 Register ResultReg = getRegForValue(I->getOperand(0)); in X86SelectZExt() local
1596 Register ResultReg = getRegForValue(I->getOperand(0)); in X86SelectSExt() local
1851 Register ResultReg = createResultReg(RC); in X86SelectShift() local
1994 unsigned ResultReg = 0; in X86SelectDivRem() local
2140 Register ResultReg = fastEmitInst_rri(Opc, RC, RHSReg, LHSReg, CC); in X86FastEmitCMoveSelect() local
2196 unsigned ResultReg; in X86FastEmitSSESelect() local
[all …]
H A DX86InstructionSelector.cpp
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DFastISel.cpp474 Register ResultReg = in selectBinaryOp() local
507 Register ResultReg = fastEmit_ri_(VT.getSimpleVT(), ISDOpcode, Op0, Imm, in selectBinaryOp() local
522 Register ResultReg = fastEmit_rr(VT.getSimpleVT(), VT.getSimpleVT(), in selectBinaryOp() local
1470 Register ResultReg = getRegForValue(ConstantInt::getTrue(II->getType())); in selectIntrinsicCall() local
1480 Register ResultReg = getRegForValue(II->getArgOperand(0)); in selectIntrinsicCall() local
1523 Register ResultReg = fastEmit_r(SrcVT.getSimpleVT(), DstVT.getSimpleVT(), in selectCast() local
1553 Register ResultReg = fastEmit_r(SrcVT, DstVT, ISD::BITCAST, Op0); in selectBitCast() local
1574 Register ResultReg = createResultReg(TyRegClass); in selectFreeze() local
1731 Register ResultReg = fastEmit_r(VT.getSimpleVT(), VT.getSimpleVT(), ISD::FNEG, in selectFNeg() local
1784 unsigned ResultReg; in selectExtractValue() local
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMFastISel.cpp299 Register ResultReg = createResultReg(RC); in fastEmitInst_r() local
321 Register ResultReg = createResultReg(RC); in fastEmitInst_rr() local
348 Register ResultReg = createResultReg(RC); in fastEmitInst_ri() local
373 Register ResultReg = createResultReg(RC); in fastEmitInst_i() local
488 unsigned ResultReg = 0; in ARMMaterializeInt() local
658 Register ResultReg = createResultReg(RC); in fastMaterializeAlloca() local
833 Register ResultReg = createResultReg(RC); in ARMSimplifyAddress() local
898 bool ARMFastISel::ARMEmitLoad(MVT VT, Register &ResultReg, Address &Addr, in ARMEmitLoad()
1033 Register ResultReg; in SelectLoad() local
1562 Register ResultReg = createResultReg(TLI.getRegClassFor(DstVT)); in SelectIToFP() local
[all …]
H A DARMInstructionSelector.cpp690 auto ResultReg = MIB.getReg(0); in selectGlobal() local
/freebsd/contrib/llvm-project/llvm/lib/Target/WebAssembly/
H A DWebAssemblyFastISel.cpp598 Register ResultReg = createResultReg(MRI.getRegClass(Reg)); in copyValue() local
610 Register ResultReg = in fastMaterializeAlloca() local
629 Register ResultReg = in fastMaterializeConstant() local
731 Register ResultReg = createResultReg(RC); in fastLowerArguments() local
786 unsigned ResultReg; in selectCall() local
970 Register ResultReg = createResultReg(RC); in selectSelect() local
1086 Register ResultReg = createResultReg(&WebAssembly::I32RegClass); in selectICmp() local
1147 Register ResultReg = createResultReg(&WebAssembly::I32RegClass); in selectFCmp() local
1240 Register ResultReg = createResultReg(RC); in selectLoad() local
/freebsd/contrib/llvm-project/llvm/lib/Target/Mips/
H A DMipsFastISel.cpp324 Register ResultReg = createResultReg(&Mips::GPR32RegClass); in emitLogicalOp() local
340 Register ResultReg = createResultReg(&Mips::GPR32RegClass); in fastMaterializeAlloca() local
361 Register ResultReg = createResultReg(RC); in materialize32BitInt() local
633 bool MipsFastISel::emitCmp(unsigned ResultReg, const CmpInst *CI) { in emitCmp()
752 bool MipsFastISel::emitLoad(MVT VT, unsigned &ResultReg, Address &Addr) { in emitLoad()
861 unsigned ResultReg; in selectLogicalOp() local
898 unsigned ResultReg; in selectLoad() local
979 Register ResultReg = createResultReg(&Mips::GPR32RegClass); in selectCmp() local
1052 Register ResultReg = createResultReg(RC); in selectSelect() local
1291 Register ResultReg = createResultReg(TLI.getRegClassFor(CopyVT)); in finishCall() local
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCFastISel.cpp430 Register ResultReg = createResultReg(&PPC::G8RC_and_G8RC_NOX0RegClass); in PPCSimplifyAddress() local
448 bool PPCFastISel::PPCEmitLoad(MVT VT, Register &ResultReg, Address &Addr, in PPCEmitLoad()
609 Register ResultReg = 0; in SelectLoad() local
1052 Register ResultReg = 0; in PPCMoveToFPReg() local
1177 Register ResultReg = 0; in PPCMoveToIntReg() local
1299 Register ResultReg = createResultReg(RC ? RC : &PPC::G8RCRegClass); in SelectBinaryIntOp() local
1515 unsigned ResultReg = 0; in finishCall() local
1927 Register ResultReg = createResultReg(RC); in SelectIntExt() local
2125 Register ResultReg = createResultReg(RC); in PPCMaterialize32BitInt() local
2197 Register ResultReg = createResultReg(RC); in PPCMaterialize64BitInt() local
[all …]
H A DPPCRegisterInfo.cpp593 Register ResultReg; in getRegAllocationHints() local
/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DFastISel.h91 Register ResultReg; member
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/GISel/
H A DX86InstructionSelector.cpp1066 Register ResultReg = I.getOperand(0).getReg(); in selectFCmp() local
1655 unsigned ResultReg; // Register containing the desired result. in selectMulDivRem() member
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DSIInstrInfo.cpp7518 Register ResultReg = MRI.createVirtualRegister(&AMDGPU::VGPR_32RegClass); in moveScalarAddSub() local
7635 Register ResultReg = MRI.createVirtualRegister(&AMDGPU::VGPR_32RegClass); in lowerScalarAbs() local
8134 Register ResultReg = MRI.createVirtualRegister(&AMDGPU::VGPR_32RegClass); in splitScalar64BitBCNT() local
8176 Register ResultReg = MRI.createVirtualRegister(&AMDGPU::VReg_64RegClass); in splitScalar64BitBFE() local
8200 Register ResultReg = MRI.createVirtualRegister(&AMDGPU::VReg_64RegClass); in splitScalar64BitBFE() local
8310 Register ResultReg = MRI.createVirtualRegister(&AMDGPU::VGPR_32RegClass); in movePackToVALU() local
H A DSIRegisterInfo.cpp2453 Register ResultReg = in eliminateFrameIndex() local
H A DSIISelLowering.cpp4463 unsigned InitReg, unsigned ResultReg, unsigned PhiReg, in emitLoadM0FromVGPRLoop()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/
H A DMachineIRBuilder.cpp852 for (unsigned ResultReg : ResultRegs) in buildIntrinsic() local
H A DLegalizerHelper.cpp1866 Register ResultReg = MIRBuilder.buildZExt(WideTy, Src1Reg).getReg(0); in widenScalarMergeValues() local
7455 Register ResultReg = MIRBuilder.buildZExt(WideTy, Src0Reg).getReg(0); in lowerMergeValues() local
/freebsd/contrib/llvm-project/llvm/lib/Target/SPIRV/
H A DSPIRVBuiltins.cpp1282 Register ResultReg = Call->ReturnRegister; in generateKernelClockInst() local