Home
last modified time | relevance | path

Searched defs:ResVT (Results 1 – 23 of 23) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DLegalizeVectorTypes.cpp3338 return DAG.getNode(N->getOpcode(), dl, ResVT, Partia in SplitVecOp_VECREDUCE_SEQ() local
343 EVT ResVT = N->getValueType(0); ScalarizeVecRes_OverflowOp() local
1039 EVT ResVT = N->getValueType(0).getVectorElementType(); ScalarizeVecOp_CMP() local
1861 EVT ResVT = N->getValueType(0); SplitVecRes_OverflowOp() local
3319 EVT ResVT = N->getValueType(0); SplitVecOp_VECREDUCE() local
3364 EVT ResVT = N->getValueType(0); SplitVecOp_VP_REDUCE() local
3388 EVT ResVT = N->getValueType(0); SplitVecOp_UnaryOp() local
3431 EVT ResVT = N->getValueType(0); SplitVecOp_BITCAST() local
3456 EVT ResVT = N->getValueType(0); SplitVecOp_INSERT_SUBVECTOR() local
4153 EVT ResVT = N->getValueType(0); SplitVecOp_FP_ROUND() local
4222 EVT ResVT = N->getValueType(0); SplitVecOp_CMP() local
4234 EVT ResVT = N->getValueType(0); SplitVecOp_FP_TO_XINT_SAT() local
4252 EVT ResVT = N->getValueType(0); SplitVecOp_VP_CttzElements() local
4967 EVT ResVT = N->getValueType(0); WidenVecRes_OverflowOp() local
6559 EVT ResVT = N->getValueType(0); WidenVecOp_CMP() local
6604 EVT ResVT = WidenVecOp_IS_FPCLASS() local
7119 EVT ResVT = EVT::getVectorVT(*DAG.getContext(), WidenVecOp_SETCC() local
[all...]
H A DLegalizeIntegerTypes.cpp368 EVT ResVT = TLI.getTypeToTransformTo(*DAG.getContext(), N->getValueType(0)); in PromoteIntRes_Atomic0() local
2608 EVT ResVT = N->getValueType(0); in PromoteIntOp_VECREDUCE() local
5714 EVT ResVT = V0.getValueType(); in PromoteIntRes_VECTOR_INTERLEAVE_DEINTERLEAVE() local
6113 EVT ResVT = N->getValueType(0); in PromoteIntOp_CONCAT_VECTORS() local
H A DSelectionDAG.cpp2058 SDValue SelectionDAG::getStepVector(const SDLoc &DL, EVT ResVT) { in getStepVector()
2063 SDValue SelectionDAG::getStepVector(const SDLoc &DL, EVT ResVT, in getStepVector()
12485 EVT ResVT = N->getValueType(0); in UnrollVectorOverflowOp() local
H A DTargetLowering.cpp9181 EVT ResVT = N->getValueType(0); in expandVPCTTZElements() local
10446 EVT ResVT = Node->getValueType(0); in expandCMP() local
H A DDAGCombiner.cpp8163 EVT ResVT = ExtractFrom.getValueType(); in extractShiftForRotate() local
19449 EVT ResVT = Use->getValueType(0); in canMergeExpensiveCrossRegisterBankCopy() local
/freebsd/contrib/llvm-project/llvm/lib/Target/VE/
H A DVVPISelLowering.cpp345 MVT ResVT = splitVectorType(Op.getValue(0).getSimpleValueType()); splitVectorOp() local
H A DVECustomDAG.cpp562 SDValue VECustomDAG::getLegalReductionOpVVP(unsigned VVPOpcode, EVT ResVT, in getLegalReductionOpVVP()
/freebsd/contrib/llvm-project/llvm/lib/Target/WebAssembly/
H A DWebAssemblyISelLowering.cpp2512 EVT ResVT = N->getValueType(0); in performVectorExtendToFPCombine() local
2546 EVT ResVT = N->getValueType(0); in performVectorExtendCombine() local
2615 EVT ResVT; in performVectorTruncZeroCombine() local
2662 EVT ResVT; in performVectorTruncZeroCombine() local
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMTargetTransformInfo.cpp1771 EVT ResVT = TLI->getValueType(DL, ResTy); in getExtendedReductionCost() local
1806 EVT ResVT = TLI->getValueType(DL, ResTy); in getMulAccReductionCost() local
H A DARMISelLowering.cpp17101 EVT ResVT = N->getValueType(0); in PerformVECREDUCE_ADDCombine() local
21255 bool ARMTargetLowering::isExtractSubvectorCheap(EVT ResVT, EVT SrcVT, in isExtractSubvectorCheap()
/freebsd/contrib/llvm-project/llvm/lib/Target/NVPTX/
H A DNVPTXISelLowering.cpp6053 EVT ResVT = N->getValueType(0); in ReplaceLoadVector() local
6213 EVT ResVT = N->getValueType(0); in ReplaceINTRINSIC_W_CHAIN() local
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64ISelLowering.cpp1954 bool AArch64TargetLowering::shouldExpandGetActiveLaneMask(EVT ResVT, in shouldExpandGetActiveLaneMask()
6052 EVT ResVT = Op.getValueType(); in LowerINTRINSIC_WO_CHAIN() local
14847 static bool canLowerSRLToRoundingShiftForVT(SDValue Shift, EVT ResVT, in canLowerSRLToRoundingShiftForVT()
17592 bool AArch64TargetLowering::isExtractSubvectorCheap(EVT ResVT, EVT SrcVT, in isExtractSubvectorCheap()
22083 EVT ResVT = N->getValueType(0); in tryCombineExtendRShTrunc() local
22125 EVT ResVT; in trySimplifySrlAddToRshrnb() local
22151 EVT ResVT = N->getValueType(0); in performUzpCombine() local
22341 EVT ResVT = N->getValueType(0); in performGLD1Combine() local
24254 EVT ResVT = N->getValueType(0); in performVSelectCombine() local
24277 EVT ResVT = N->getValueType(0); in performSelectCombine() local
[all …]
/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DBasicTTIImpl.h1747 EVT ResVT = getTLI()->getValueType(DL, RetTy, true); in getIntrinsicInstrCost() local
H A DTargetLowering.h3319 virtual bool isExtractSubvectorCheap(EVT ResVT, EVT SrcVT, in isExtractSubvectorCheap()
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86FastISel.cpp3618 EVT ResVT = VA.getValVT(); in fastLowerCall() local
H A DX86ISelLowering.cpp3195 bool X86TargetLowering::isExtractSubvectorCheap(EVT ResVT, EVT SrcVT, in isExtractSubvectorCheap()
9217 MVT ResVT = Op.getSimpleValueType(); in LowerAVXCONCAT_VECTORS() local
9285 MVT ResVT = Op.getSimpleValueType(); in LowerCONCAT_VECTORSvXi1() local
20077 EVT ResVT = getSetCCResultType(DAG.getDataLayout(), in FP_TO_INTHelper() local
20881 MVT ResVT = MVT::v4i32; in LowerFP_TO_INT() local
20922 MVT ResVT = VT; in LowerFP_TO_INT() local
20998 MVT ResVT = SrcVT == MVT::v4f64 ? MVT::v8i32 : MVT::v16i32; in LowerFP_TO_INT() local
32702 EVT ResVT = getTypeToTransformTo(*DAG.getContext(), VT); in ReplaceNodeResults() local
32924 EVT ResVT = EleVT == MVT::i32 ? MVT::v4i32 : MVT::v8i16; in ReplaceNodeResults() local
44555 EVT ResVT = in combineVPDPBUSDPattern() local
[all …]
H A DX86ISelDAGToDAG.cpp4958 MVT ResVT = Setcc.getSimpleValueType(); in tryVPTESTM() local
/freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/
H A DSystemZISelLowering.cpp3834 EVT ResVT = Op.getValueType(); in lowerBITCAST() local
6526 SDValue SystemZTargetLowering::combineExtract(const SDLoc &DL, EVT ResVT, in combineExtract()
6659 EVT ResVT = (TruncBytes < 4 ? MVT::i32 : TruncVT); in combineTruncateExtract() local
/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonISelLowering.cpp2180 bool HexagonTargetLowering::isExtractSubvectorCheap(EVT ResVT, EVT SrcVT, in isExtractSubvectorCheap() argument
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.cpp2291 isExtractSubvectorCheap(EVT ResVT,EVT SrcVT,unsigned Index) const isExtractSubvectorCheap() argument
9800 lowerReductionSeq(unsigned RVVOpcode,MVT ResVT,SDValue StartValue,SDValue Vec,SDValue Mask,SDValue VL,const SDLoc & DL,SelectionDAG & DAG,const RISCVSubtarget & Subtarget) lowerReductionSeq() argument
9933 MVT ResVT = Op.getSimpleValueType(); lowerFPVECREDUCE() local
10002 MVT ResVT = Res.getSimpleValueType(); lowerVPREDUCE() local
[all...]
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DSIISelLowering.cpp1928 bool SITargetLowering::isExtractSubvectorCheap(EVT ResVT, EVT SrcVT, in isExtractSubvectorCheap()
5741 auto ResVT = DAG.GetSplitDestVTs(VT); in splitTernaryVectorOp() local
13379 EVT ResVT = N->getValueType(0); in performExtractVectorEltCombine() local
/freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCISelDAGToDAG.cpp4581 EVT ResVT = VecVT.changeVectorElementTypeToInteger(); in trySETCC() local
H A DPPCISelLowering.cpp8164 EVT ResVT = Op.getValueType(); in LowerSELECT_CC() local
15369 EVT ResVT = Val.getValueType(); in combineStoreFPToInt() local