Home
last modified time | relevance | path

Searched defs:RegSet (Results 1 – 11 of 11) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/Lanai/
H A DLanaiDelaySlotFiller.cpp253 bool Filler::isRegInSet(SmallSet<unsigned, 32> &RegSet, unsigned Reg) { in isRegInSet()
/freebsd/contrib/llvm-project/llvm/lib/Target/Sparc/
H A DDelaySlotFiller.cpp343 bool Filler::IsRegInSet(SmallSet<unsigned, 32>& RegSet, unsigned Reg) in IsRegInSet()
/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DRegisterPressure.h275 using RegSet = SparseSet<IndexMaskPair>; variable
/freebsd/contrib/llvm-project/llvm/include/llvm/MC/
H A DMCRegisterInfo.h41 const uint8_t *const RegSet; variable
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/
H A DAggressiveAntiDepBreaker.cpp258 SmallSet<unsigned, 4> RegSet; in AntiDepEdges() local
H A DRegAllocPBQP.cpp149 using RegSet = std::set<Register>; typedef in __anonda0ac5d00111::RegAllocPBQP
H A DMachinePipeliner.cpp1479 const auto EraseReg = [this, &CurSetPressure](RegSetTy &RegSet, in computeMaxSetPressure()
1480 Register Reg) { in computeMaxSetPressure()
H A DMachineVerifier.cpp129 using RegSet = DenseSet<Register>; typedef
/freebsd/contrib/llvm-project/llvm/lib/Target/Mips/
H A DMipsDelaySlotFiller.cpp445 bool RegDefsUses::isRegInSet(const BitVector &RegSet, unsigned Reg) const { in isRegInSet() argument
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/
H A DThumb1FrameLowering.cpp856 const std::set<Register> &RegSet) { in getNextOrderedReg()
/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonExpandCondsets.cpp553 void HexagonExpandCondsets::updateLiveness(const std::set<Register> &RegSet, in updateLiveness()