| /freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | CFIInstBuilder.h | 91 void buildRegister(MCRegister Reg1, MCRegister Reg2) const { in buildRegister()
|
| H A D | TargetRegisterInfo.h | 104 bool contains(Register Reg1, Register Reg2) const { in contains()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | TargetRegisterInfo.cpp | 235 MCRegister Reg2, TypeT Ty) { in getCommonMinimalPhysRegClass()
267 MCRegister Reg1, MCRegister Reg2, MVT VT) const { in getCommonMinimalPhysRegClass()
277 MCRegister Reg1, MCRegister Reg2, LLT Ty) const { in getCommonMinimalPhysRegClassLLT()
|
| H A D | MachineInstr.cpp | 2654 Register Reg2 = getOperand(2).getReg(); in getFirst3RegLLTs() local
2664 Register Reg2 = getOperand(2).getReg(); in getFirst4RegLLTs() local
2676 Register Reg2 = getOperand(2).getReg(); in getFirst5RegLLTs() local
|
| H A D | AggressiveAntiDepBreaker.cpp | 88 unsigned AggressiveAntiDepState::UnionGroups(MCRegister Reg1, MCRegister Reg2) { in UnionGroups()
|
| H A D | TargetInstrInfo.cpp | 201 Register Reg2 = MI.getOperand(Idx2).getReg(); in commuteInstructionImpl() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Mips/ |
| H A D | MicroMipsSizeReduction.cpp | 378 static bool ConsecutiveRegisters(unsigned Reg1, unsigned Reg2) { in ConsecutiveRegisters()
407 Register Reg2 = MI2->getOperand(0).getReg(); in ConsecutiveInstr() local
479 Register Reg2 = MI2->getOperand(1).getReg(); in ReduceXWtoXWP() local
|
| H A D | MipsAsmPrinter.cpp | 870 unsigned Reg2) { in EmitInstrRegReg()
890 unsigned Reg2, unsigned Reg3) { in EmitInstrRegRegReg()
901 unsigned Reg2, unsigned FPReg1, in EmitMovFPIntPair()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64LowerHomogeneousPrologEpilog.cpp | 195 const TargetInstrInfo &TII, unsigned Reg1, unsigned Reg2, in emitStore()
236 const TargetInstrInfo &TII, unsigned Reg1, unsigned Reg2, in emitLoad()
|
| H A D | SMEPeepholeOpt.cpp | 95 Register Reg2 = MI2->getOperand(3).getReg(); in isMatchingStartStopPair() local
|
| H A D | AArch64FrameLowering.cpp | 3132 static bool invalidateWindowsRegisterPairing(unsigned Reg1, unsigned Reg2, in invalidateWindowsRegisterPairing()
3163 static bool invalidateRegisterPairing(unsigned Reg1, unsigned Reg2, in invalidateRegisterPairing()
3183 unsigned Reg2 = AArch64::NoRegister; member
3503 unsigned Reg2 = RPI.Reg2; in spillCalleeSavedRegisters() local
3735 unsigned Reg2 = RPI.Reg2; in restoreCalleeSavedRegisters() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCVSXFMAMutate.cpp | 182 Register Reg2 = MI.getOperand(2).getReg(); in processBlock() local
|
| H A D | PPCVSXSwapRemoval.cpp | 897 Register Reg2 = MI->getOperand(2).getReg(); in handleSpecialSwappables() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86InstrBuilder.h | 160 unsigned SubReg1, Register Reg2, bool isKill2, unsigned SubReg2) { in addRegReg()
|
| /freebsd/contrib/llvm-project/llvm/lib/ExecutionEngine/JITLink/ |
| H A D | aarch64.cpp | 303 constexpr unsigned Reg2 = 9; // Holds fixup address. in lowerPointer64AuthEdgesToSigningFunction() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | Thumb2SizeReduction.cpp | 758 Register Reg2 = MI->getOperand(2).getReg(); in ReduceTo2Addr() local
793 Register Reg2 = MI->getOperand(2).getReg(); in ReduceTo2Addr() local
|
| H A D | A15SDOptimizer.cpp | 447 const DebugLoc &DL, unsigned Reg1, unsigned Reg2) { in createRegSequence()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/MCTargetDesc/ |
| H A D | AArch64AsmBackend.cpp | 669 MCRegister Reg2 = *MRI.getLLVMRegNum(Inst2.getRegister(), true); in generateCompactUnwindEncoding() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/CSKY/MCTargetDesc/ |
| H A D | CSKYMCCodeEmitter.cpp | 453 unsigned Reg2 = in getRegisterSeqOpValue() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/AsmParser/ |
| H A D | SystemZAsmParser.cpp | 1019 bool &HaveReg2, Register &Reg2, in parseAddress()
1138 Register Reg1, Reg2; in parseAddress() local
1564 Register Reg1, Reg2; in parseOperand() local
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/MC/ |
| H A D | MCRegisterInfo.h | 84 bool contains(MCRegister Reg1, MCRegister Reg2) const { in contains()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/ |
| H A D | MipsTargetStreamer.cpp | 238 MCRegister Reg1, MCRegister Reg2, SMLoc IDLoc, in emitRRR()
244 MCRegister Reg1, MCRegister Reg2, in emitRRRX()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/AsmParser/ |
| H A D | HexagonAsmParser.cpp | 1824 StringRef Reg2(R2); in processInstruction() local
1968 StringRef Reg2(R2); in processInstruction() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/VE/AsmParser/ |
| H A D | VEAsmParser.cpp | 1446 MCRegister Reg2; in parseOperand() local
|
| /freebsd/contrib/llvm-project/llvm/lib/MC/ |
| H A D | MCDwarf.cpp | 1370 unsigned Reg2 = Instr.getRegister2(); in emitCFIInstruction() local
|