Home
last modified time | relevance | path

Searched defs:RW (Results 1 – 16 of 16) sorted by relevance

/freebsd/sys/contrib/ck/include/
H A Dck_rwcohort.h44 #define CK_RWCOHORT_WP_INIT(N, RW, WL) ck_rwcohort_wp_##N##_init(RW, WL) argument
45 #define CK_RWCOHORT_WP_READ_LOCK(N, RW, C, GC, LC) \ argument
47 #define CK_RWCOHORT_WP_READ_UNLOCK(N, RW, C, GC, LC) \ argument
49 #define CK_RWCOHORT_WP_WRITE_LOCK(N, RW, C, GC, LC) \ argument
51 #define CK_RWCOHORT_WP_WRITE_UNLOCK(N, RW, C, GC, LC) \ argument
148 #define CK_RWCOHORT_RP_INIT(N, RW, WL) ck_rwcohort_rp_##N##_init(RW, WL) argument
149 #define CK_RWCOHORT_RP_READ_LOCK(N, RW, C, GC, LC) \ argument
151 #define CK_RWCOHORT_RP_READ_UNLOCK(N, RW, C, GC, LC) \ argument
153 #define CK_RWCOHORT_RP_WRITE_LOCK(N, RW, C, GC, LC) \ argument
155 #define CK_RWCOHORT_RP_WRITE_UNLOCK(N, RW, C, GC, LC) \ argument
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonBitTracker.cpp94 uint16_t RW = getRegBitWidth(RegisterRef(Reg, Sub)); in mask() local
281 auto hi = [this] (const BT::RegisterCell &RC, uint16_t RW) in evaluate()
282 -> BT::RegisterCell { in evaluate()
345 uint16_t RW = W0; in evaluate() local
354 uint16_t RW = W0; in evaluate() local
969 uint16_t RW = getRegBitWidth(PD); in evaluate() local
H A DHexagonBitSimplify.cpp1587 unsigned RW = RC.width(); in findMatch() local
2432 unsigned RW = W; in simplifyExtractLow() local
/freebsd/usr.bin/bintrans/
H A Duuencode.c127 #define RW (S_IRUSR|S_IWUSR|S_IRGRP|S_IWGRP|S_IROTH|S_IWOTH) in main_encode() macro
/freebsd/contrib/ntp/include/
H A Dntpd.h95 #define RW global() macro
/freebsd/libexec/getty/
H A Dgettytab.h158 #define RW gettyflags[11].value macro
/freebsd/sys/dev/rtwn/
H A Dif_rtwnreg.h113 #define RW(var, field, val) \ macro
/freebsd/contrib/llvm-project/lldb/source/Plugins/Instruction/ARM64/
H A DEmulateInstructionARM64.h147 RW : 1, // Current register width – 0 is AArch64, 1 is AArch32 member
/freebsd/sys/dev/aic7xxx/aicasm/
H A Daicasm_symbol.h67 RW = 0x03 enumerator
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/
H A DMLRegallocEvictAdvisor.cpp
H A DMLRegAllocEvictAdvisor.cpp273 double RW = 0; member
855 double RW = 0.0; in extractFeatures() local
/freebsd/contrib/llvm-project/llvm/utils/TableGen/Common/
H A DCodeGenSchedule.cpp702 CodeGenSchedRW &RW = getSchedRW(MatchDef); in collectSchedRW() local
745 RWVec, [Def](const CodeGenSchedRW &RW) { return RW.TheDef == Def; }); in getSchedRWIdx()
842 auto I = find_if(RWVec, [Seq](CodeGenSchedRW &RW) { in findRWForSequence()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/
H A DMachineIRBuilder.cpp1143 unsigned RW, in buildPrefetch()
H A DIRTranslator.cpp2575 unsigned RW = cast<ConstantInt>(CI.getOperand(1))->getZExtValue(); in translateKnownIntrinsic() local
/freebsd/sys/dev/usb/wlan/
H A Dif_rsureg.h241 #define RW(var, field, val) \ macro
/freebsd/contrib/llvm-project/clang/lib/CodeGen/
H A DCGBuiltin.cpp3569 Value *Locality, *RW, *Address = EmitScalarExpr(E->getArg(0)); in EmitBuiltinExpr() local
8625 Value *RW = EmitScalarExpr(E->getArg(1)); in EmitARMBuiltinExpr() local
11591 Value *RW = llvm::ConstantInt::get(Int32Ty, 0); in EmitAArch64BuiltinExpr() local
14422 Value *RW = ConstantInt::get(Int32Ty, (C->getZExtValue() >> 2) & 0x1); in EmitX86BuiltinExpr() local