Home
last modified time | relevance | path

Searched defs:REG_SPI4_ING_SETUP2 (Results 1 – 2 of 2) sorted by relevance

/titanic_52/usr/src/uts/common/io/chxge/com/
H A Dvsc7326_reg.h137 #define REG_SPI4_ING_SETUP2 CRA(0x5,0x0,0x04) /* Ingress Data Burst Size Setup */ macro
H A Dvsc7321_reg.h131 #define REG_SPI4_ING_SETUP2 CRA(0x5,0x0,0x04) /* Ingress Data Burst Size Setup */ macro