| /freebsd/contrib/llvm-project/llvm/tools/llvm-readobj/ |
| H A D | ARMEHABIPrinter.h | 112 uint8_t Opcode1 = Opcodes[OI++ ^ 3]; in Decode_1000iiii_iiiiiiii() local
159 uint8_t Opcode1 = Opcodes[OI++ ^ 3]; in Decode_10110001_0000iiii() local
187 uint8_t Opcode1 = Opcodes[OI++ ^ 3]; in Decode_10110011_sssscccc() local
210 uint8_t Opcode1 = Opcodes[OI++ ^ 3]; in Decode_11000110_sssscccc() local
220 uint8_t Opcode1 = Opcodes[OI++ ^ 3]; in Decode_11000111_0000iiii() local
231 uint8_t Opcode1 = Opcodes[OI++ ^ 3]; in Decode_11001000_sssscccc() local
241 uint8_t Opcode1 = Opcodes[OI++ ^ 3]; in Decode_11001001_sssscccc() local
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/Analysis/ |
| H A D | TargetTransformInfoImpl.h | 313 bool isLegalAltInstr(VectorType *VecTy, unsigned Opcode0, unsigned Opcode1, in isLegalAltInstr()
590 unsigned Opcode1, in getAltInstrCost()
|
| H A D | TargetTransformInfo.h | 2435 bool isLegalAltInstr(VectorType *VecTy, unsigned Opcode0, unsigned Opcode1, in isLegalAltInstr()
2687 unsigned Opcode1, in getAltInstrCost()
|
| /freebsd/contrib/llvm-project/llvm/lib/Analysis/ |
| H A D | TargetTransformInfo.cpp | 489 VectorType *VecTy, unsigned Opcode0, unsigned Opcode1, in isLegalAltInstr()
925 VectorType *VecTy, unsigned Opcode0, unsigned Opcode1, in getAltInstrCost()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86TargetTransformInfo.cpp | 1519 unsigned Opcode1, const SmallBitVector &OpcodeMask, in getAltInstrCost()
6075 unsigned Opcode1, in isLegalAltInstr()
|
| H A D | X86ISelLowering.cpp | 41262 unsigned Opcode1 = N1.getOpcode(); in combineTargetShuffle() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Transforms/Scalar/ |
| H A D | Reassociate.cpp | 171 static BinaryOperator *isReassociableOp(Value *V, unsigned Opcode1, in isReassociableOp()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | TargetInstrInfo.cpp | 852 bool TargetInstrInfo::areOpcodesEqualOrInverse(unsigned Opcode1, in areOpcodesEqualOrInverse()
|
| /freebsd/contrib/llvm-project/llvm/lib/Transforms/Vectorize/ |
| H A D | SLPVectorizer.cpp | 1034 unsigned Opcode1) { in getAltInstrMask() argument
5274 unsigned Opcode1 = TE->getAltOpcode(); in reorderTopToBottom() local
6185 unsigned Opcode1 = S.getAltOpcode(); in areAltOperandsProfitable() local
9979 unsigned Opcode1 in getEntryCost() local
[all...] |
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64InstrInfo.cpp | 4283 int64_t Offset1, unsigned Opcode1, int FI2, in shouldClusterFI()
|
| H A D | AArch64ISelLowering.cpp | 17662 unsigned Opcode1 = SUB->getOperand(1).getOpcode(); in performVecReduceAddCombineWithUADDLP() local
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | DAGCombiner.cpp | 5590 unsigned Opcode1 = isSignedMinMax(N00, N01, N02, N03, N0CC); in isSaturatingMinMax() local
|