Home
last modified time | relevance | path

Searched defs:OpRC (Results 1 – 9 of 9) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/CodeGen/
H A DBreakFalseDeps.cpp137 const TargetRegisterClass *OpRC = in pickBestRegisterForUndef() local
H A DRegAllocFast.cpp1273 const TargetRegisterClass *OpRC = MRI->getRegClass(Reg); in addRegClassDefCounts() local
H A DMachineInstr.cpp1014 const TargetRegisterClass *OpRC = getRegClassConstraint(OpIdx, TII, TRI); in getRegClassConstraintEffect() local
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DInstrEmitter.cpp338 const TargetRegisterClass *OpRC = nullptr; in AddRegisterOperand() local
417 const TargetRegisterClass *OpRC = in AddOperand() local
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86SpeculativeLoadHardening.cpp1653 auto *OpRC = MRI->getRegClass(OpReg); in hardenLoadAddr() local
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DSIFoldOperands.cpp1814 const TargetRegisterClass *OpRC = in tryFoldRegSequence() local
H A DSIInstrInfo.cpp6226 const TargetRegisterClass *OpRC = RI.getSubClassWithSubReg( in legalizeGenericOperand() local
6592 const TargetRegisterClass *OpRC = in legalizeOperands() local
6654 const TargetRegisterClass *OpRC = MRI.getRegClass(Op.getReg()); in legalizeOperands() local
8523 const TargetRegisterClass *OpRC = in findUsedSGPR() local
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/
H A DUtils.cpp117 const TargetRegisterClass *OpRC = TII.getRegClass(II, OpIdx, &TRI, MF); in constrainOperandRegClass() local
/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonBitSimplify.cpp1911 auto *OpRC = HII.getRegClass(HII.get(Opc), OpNum, &HRI, MF); in validateReg() local