Home
last modified time | relevance | path

Searched defs:Not (Results 1 – 20 of 20) sorted by relevance

/freebsd/contrib/llvm-project/clang/include/clang/Analysis/Analyses/
H A DThreadSafetyLogical.h27 Not enumerator
86 Not(LExpr *Exp) : LExpr(LExpr::Not), Exp(Exp) {} in Not() function
/freebsd/contrib/llvm-project/llvm/lib/Target/WebAssembly/
H A DWebAssemblyFastISel.cpp428 bool &Not) { in getRegForI1Value()
915 bool Not; in selectSelect() local
1107 bool Not = false; in selectFCmp() local
1320 bool Not; in selectBr() local
/freebsd/contrib/llvm-project/llvm/utils/TableGen/
H A DCompressInstEmitter.cpp692 StringRef Not = Op.first ? "!" : ""; in emitCompressInstEmitter() local
703 StringRef Not = Op.first ? "!" : ""; in emitCompressInstEmitter() local
/freebsd/contrib/llvm-project/llvm/lib/Transforms/InstCombine/
H A DInstCombineAddSub.cpp1668 Value *Not = Builder.CreateXor(A, AllOnes); in visitAdd() local
2532 Value *Not = Builder.CreateNot(Op1); in visitSub() local
2538 Value *Not = Builder.CreateNot(Op0); in visitSub() local
H A DInstCombineCompares.cpp4182 static bool isMaskOrZero(const Value *V, bool Not, const SimplifyQuery &Q, in isMaskOrZero()
/freebsd/contrib/llvm-project/llvm/include/llvm/MC/
H A DMCExpr.h437 Not, ///< Bitwise negation. enumerator
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86InstCombineIntrinsic.cpp695 auto Not = [&](auto V) -> std::pair<Value *, uint8_t> { in simplifyTernarylogic() local
H A DX86ISelLowering.cpp5120 if (SDValue Not = IsNOT(V.getOperand(0), DAG)) { in IsNOT() local
30543 bool Not = false; in FindSingleBitChange() local
48999 if (SDValue Not = IsNOT(N0, DAG)) { in combineAndNotIntoANDNP() local
49002 } else if (SDValue Not = IsNOT(N1, DAG)) { in combineAndNotIntoANDNP() local
49047 if (SDValue Not = IsNOT(Src, DAG)) { in combineAndShuffleNot() local
49063 if (SDValue Not = GetNot(N0)) { in combineAndShuffleNot() local
49066 } else if (SDValue Not = GetNot(N1)) { in combineAndShuffleNot() local
53489 if (SDValue Not = IsNOT(N0, DAG)) in combineAndnp() local
53495 if (SDValue Not = IsNOT(N1, DAG)) in combineAndnp() local
53522 SDValue Not = getConstVector(EltBits0, VT, DAG, DL); in combineAndnp() local
/freebsd/contrib/llvm-project/llvm/lib/Target/Mips/
H A DMipsISelLowering.cpp2615 SDValue Not = in lowerShiftLeftParts() local
2654 SDValue Not = in lowerShiftRightParts() local
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DSIInstrInfo.cpp7704 MachineInstr *Not = in lowerScalarXnor() local
7736 MachineInstr &Not = *BuildMI(MBB, MII, DL, get(AMDGPU::S_NOT_B32), NewDest) in splitScalarNotBinop() local
7761 MachineInstr &Not = *BuildMI(MBB, MII, DL, get(AMDGPU::S_NOT_B32), Interm) in splitScalarBinOpN2() local
H A DAMDGPUISelLowering.cpp2433 SDValue Not = DAG.getNOT(SL, Shr, MVT::i64); in LowerFTRUNC() local
H A DAMDGPULegalizerInfo.cpp2542 auto Not = B.buildNot(S64, Shr); in legalizeIntrinsicTrunc() local
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DTargetLowering.cpp1632 SDValue Not = TLO.DAG.getNOT(dl, Op0.getOperand(0), VT); in SimplifyDemandedBits() local
5282 SDValue Not = DAG.getNOT(dl, N1, OpVT); in SimplifySetCC() local
9161 SDValue Not = DAG.getNode(ISD::VP_XOR, dl, VT, Op, in expandVPCTTZ() local
10394 SDValue Not = DAG.getNOT(dl, OverflowMask, VT); in expandAddSubSat() local
H A DDAGCombiner.cpp2601 SDValue Not = ShiftOp.getOperand(0); in foldAddSubOfSignBit() local
2697 SDValue Not = DAG.getNOT(DL, X, X.getValueType()); in visitADDLike() local
2847 SDValue Not = DAG.getNOT(DL, N0.getOperand(0), VT); in visitADDLike() local
2855 SDValue Not = DAG.getNOT(DL, N0.getOperand(1), VT); in visitADDLike() local
3159 SDValue Not = DAG.getNOT(DL, N0.getOperand(0), VT); in visitADDLikeCommutative() local
11584 SDValue Not = DAG.getNOT(DL, Sra, VT); in foldVSelectToSignBitSplatMask() local
H A DSelectionDAG.cpp5713 if (SDValue NotOperand = in haveNoCommonBitsSetCommutative()
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVISelDAGToDAG.cpp2807 MachineSDNode *Not = in selectShiftMask() local
/freebsd/contrib/llvm-project/llvm/lib/Transforms/Vectorize/
H A DVPlan.h1238 Not, enumerator
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/
H A DCombinerHelper.cpp3539 auto Not = Builder.buildNot(MRI.getType(X), X); in applyXorOfAndWithSameReg() local
6799 Register Not = MRI.createGenericVirtualRegister(CondTy); in tryFoldSelectOfConstants() local
H A DLegalizerHelper.cpp8041 Register Not = IsAdd ? MIRBuilder.buildNot(Ty, LHS).getReg(0) : LHS; in lowerAddSubSatToMinMax() local
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64ISelDAGToDAG.cpp3817 MachineSDNode *Not = in tryShiftAmountMod() local