/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
H A D | MVEVPTBlockPass.cpp | 67 unsigned &NewOpcode) { in findVCMPToFoldIntoVPST() 275 unsigned NewOpcode; in InsertVPTBlocks() local
|
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
H A D | X86FixupLEAs.cpp | 523 unsigned NewOpcode = AluI->getOpcode(); optLEAALU() local 587 unsigned NewOpcode = getADDrrFromLEA(MI.getOpcode()); optTwoAddrLEA() local 611 unsigned NewOpcode = getINCDECFromLEA(MI.getOpcode(), IsINC); optTwoAddrLEA() local 622 unsigned NewOpcode = getADDriFromLEA(MI.getOpcode(), Disp); optTwoAddrLEA() local [all...] |
/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
H A D | HexagonCFGOptimizer.cpp | 85 int NewOpcode = 0; in InvertAndChangeJumpTarget() local
|
H A D | HexagonVLIWPacketizer.cpp | 462 int NewOpcode; in promoteToDotNew() local 472 int NewOpcode = HII->getDotOldOp(MI); in demoteToDotOld() local 891 int NewOpcode = (RC != &Hexagon::PredRegsRegClass) ? HII->getDotNewOp(MI) : in canPromoteToDotNew() local
|
H A D | HexagonInstrInfo.cpp | 1644 unsigned NewOpcode = getInvertedPredicatedOpcode(opcode); in reverseBranchCondition() local 3866 int NewOpcode = Hexagon::getPredNewOpcode(MI.getOpcode()); in getDotNewPredOp() local 4661 unsigned NewOpcode = getInvertedPredicatedOpcode(MI.getOpcode()); in invertAndChangeJumpTarget() local
|
/freebsd/contrib/llvm-project/llvm/lib/Target/Lanai/ |
H A D | LanaiRegisterInfo.cpp | 228 unsigned NewOpcode = getOppositeALULoOpcode(MI.getOpcode()); in eliminateFrameIndex() local
|
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
H A D | R600MachineCFGStructurizer.cpp | 435 int NewOpcode, const DebugLoc &DL) { in insertInstrEnd() 444 int NewOpcode, in insertInstrBefore() 457 MachineBasicBlock::iterator I, int NewOpcode) { in insertInstrBefore() 469 MachineBasicBlock::iterator I, int NewOpcode, const DebugLoc &DL) { in insertCondBranchBefore() 482 MachineBasicBlock *blk, MachineBasicBlock::iterator I, int NewOpcode, in insertCondBranchBefore()
|
H A D | GCNCreateVOPD.cpp | 76 int NewOpcode = in doReplace() local
|
H A D | SIShrinkInstructions.cpp | 385 unsigned NewOpcode = AMDGPU::getMIMGOpcode(Info->BaseOpcode, NewEncoding, in shrinkMIMG() local 421 unsigned NewOpcode = AMDGPU::INSTRUCTION_LIST_END; in shrinkMadFma() local
|
H A D | SIOptimizeExecMasking.cpp | 578 const int NewOpcode = AMDGPU::getVCMPXOpFromVCMP(VCmp.getOpcode()); in optimizeVCMPSaveExecSequence() local
|
H A D | SIWholeQuadMode.cpp | 754 unsigned NewOpcode = 0; in splitBlock() local
|
/freebsd/contrib/llvm-project/llvm/lib/Target/ARC/ |
H A D | ARCOptAddrMode.cpp | 263 int NewOpcode = ARC::getPostIncOpcode(Ldst.getOpcode()); in tryToCombine() local 451 void ARCOptAddrMode::changeToAddrMode(MachineInstr &Ldst, unsigned NewOpcode, in changeToAddrMode()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/XCore/ |
H A D | XCoreRegisterInfo.cpp | 138 int NewOpcode; in InsertSPImmInst() local
|
/freebsd/contrib/llvm-project/llvm/lib/Target/Mips/ |
H A D | MipsDelaySlotFiller.cpp | 563 unsigned NewOpcode = TII->getEquivalentCompactForm(Branch); in replaceWithCompactBranch() local
|
/freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
H A D | SystemZInstrInfo.cpp | 143 unsigned NewOpcode = getOpcodeForOffset(SystemZ::LA, Offset); in splitAdjDynAlloc() local 1090 unsigned NewOpcode; in convertToThreeAddress() local
|
H A D | SystemZFrameLowering.cpp | 715 unsigned NewOpcode = ZII->getOpcodeForOffset(Opcode, Offset); in emitEpilogue() local
|
/freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
H A D | PPCAsmPrinter.cpp | 1589 unsigned NewOpcode = in emitInstruction() local 1603 unsigned NewOpcode = in emitInstruction() local
|
H A D | PPCRegisterInfo.cpp | 1734 unsigned NewOpcode = 0u; in eliminateFrameIndex() local
|
/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/ |
H A D | GIMatchTableExecutorImpl.h | 1026 uint16_t NewOpcode = readU16(); in executeMatchTable() local
|
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
H A D | AArch64ExpandPseudoInsts.cpp | 563 int NewOpcode; in expand_DestructiveOp() local
|
H A D | AArch64LoadStoreOptimizer.cpp | 783 int NewOpcode = getMatchingWideOpcode(Opc); in mergeNarrowZeroStores() local
|
/freebsd/contrib/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/ |
H A D | MipsMCCodeEmitter.cpp | 191 TmpInst.setOpcode (NewOpcode); in encodeInstruction() local
|
/freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/AsmParser/ |
H A D | PPCAsmParser.cpp | 1663 std::string NewOpcode; in ParseInstruction() local
|
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/Disassembler/ |
H A D | AMDGPUDisassembler.cpp | 1030 int NewOpcode = in convertMIMGInst() local
|
/freebsd/contrib/llvm-project/llvm/lib/Transforms/Utils/ |
H A D | SCCPSolver.cpp | 215 auto NewOpcode = Inst.getOpcode() == Instruction::SDiv ? Instruction::UDiv in replaceSignedInst() local
|