Home
last modified time | relevance | path

Searched defs:N1 (Results 1 – 25 of 40) sorted by relevance

12

/freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DMatchContext.h119 SDValue getNode(unsigned Opcode, const SDLoc &DL, EVT VT, SDValue N1, in getNode()
127 SDValue getNode(unsigned Opcode, const SDLoc &DL, EVT VT, SDValue N1, in getNode()
145 SDValue getNode(unsigned Opcode, const SDLoc &DL, EVT VT, SDValue N1, in getNode()
154 SDValue getNode(unsigned Opcode, const SDLoc &DL, EVT VT, SDValue N1, in getNode()
H A DDAGCombiner.cpp1003 SDValue N0, N1, N2; in isOneUseSetCC() local
1076 SDValue N1) { in reassociationCanBreakAddressingModePattern()
1194 SDValue N0, SDValue N1, in reassociateOpsCommutative()
1294 SDValue N1, SDNodeFlags Flags) { in reassociateOps()
1315 SDValue N1, SDNodeFlags Flags) { in reassociateReduction()
1526 SDValue N1 = Op.getOperand(1); in PromoteIntBinOp() local
1602 SDValue N1 = Op.getOperand(1); in PromoteIntShiftOp() local
2055 SDValue N1 = N->getOperand(1); in combine() local
2388 SDValue N1 = N->getOperand(1); in foldSelectWithIdentityConstant() local
2637 SDValue N1 = N->getOperand(1); in visitADDLike() local
[all …]
H A DSelectionDAG.cpp2080 static void commuteShuffle(SDValue &N1, SDValue &N2, MutableArrayRef<int> M) { in commuteShuffle()
2085 SDValue SelectionDAG::getVectorShuffle(EVT VT, const SDLoc &dl, SDValue N1, in getVectorShuffle()
2527 SDValue SelectionDAG::FoldSetCC(EVT VT, SDValue N1, SDValue N2, in FoldSetCC()
5899 SDValue N1) { in getNode()
5907 SDValue N1, const SDNodeFlags Flags) { in getNode()
6393 SDValue N1 = Ops[0]; in FoldConstantArithmetic() local
6597 SDValue N1 = peekThroughBitcasts(Ops[0]); in FoldConstantArithmetic() local
6767 SDValue N1 = Ops[0]; in foldConstantFPMath() local
6866 SDValue N1, SDValue N2) { in getNode()
6873 void SelectionDAG::canonicalizeCommutativeBinop(unsigned Opcode, SDValue &N1, in canonicalizeCommutativeBinop()
[all …]
H A DTargetLowering.cpp3819 SDValue N1, MutableArrayRef<int> Mask, in buildLegalVectorShuffle()
3976 SDValue TargetLowering::foldSetCCWithAnd(EVT VT, SDValue N0, SDValue N1, in foldSetCCWithAnd()
4080 EVT SCCVT, SDValue N0, SDValue N1, ISD::CondCode Cond, DAGCombinerInfo &DCI, in optimizeSetCCOfSignedTruncationCheck()
4235 SDValue TargetLowering::foldSetCCWithBinOp(EVT VT, SDValue N0, SDValue N1, in foldSetCCWithBinOp()
4347 static SDValue foldSetCCWithRotate(EVT VT, SDValue N0, SDValue N1, in foldSetCCWithRotate()
4390 static SDValue foldSetCCWithFunnelShift(EVT VT, SDValue N0, SDValue N1, in foldSetCCWithFunnelShift()
4458 SDValue TargetLowering::SimplifySetCC(EVT VT, SDValue N0, SDValue N1, in SimplifySetCC()
5449 SDValue N1 = N->getOperand(0); in isGAPlusOffset() local
6352 SDValue N1 = N->getOperand(1); in BuildSDIV() local
6482 SDValue N1 = N->getOperand(1); in BuildUDIV() local
H A DInstrEmitter.cpp579 SDValue N1 = Node->getOperand(1); in EmitSubregNode() local
/freebsd/sys/contrib/libsodium/test/default/
H A Dpwhash_scrypt_ll.c7 static const uint64_t N1 = 16U; variable
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86ISelDAGToDAG.cpp3938 SDValue N1 = Node->getOperand(1); in matchBitExtract() local
4096 SDValue N1 = Node->getOperand(1); in matchBEXTRFromAndImm() local
4221 SDValue N1 = Node->getOperand(1); in emitPCMPISTR() local
4416 SDValue N1 = N->getOperand(1); in tryShrinkShlLogicImm() local
4659 SDValue N1 = N->getOperand(1); in tryVPTERNLOG() local
5041 SDValue N1 = N->getOperand(1); in tryMatchBitSelect() local
5335 SDValue N1 = Node->getOperand(1); in Select() local
5384 SDValue N1 = Node->getOperand(1); in Select() local
5541 SDValue N1 = Node->getOperand(1); in Select() local
5619 SDValue N1 = Node->getOperand(1); in Select() local
[all …]
H A DX86OptimizeLEAs.cpp398 unsigned N1, in getAddrDispShift()
H A DX86ISelLowering.cpp5842 SDValue N1 = N.getOperand(1); in getFauxShuffleMask() local
5865 SDValue N1 = peekThroughBitcasts(N.getOperand(1)); in getFauxShuffleMask() local
6086 SDValue N1 = N.getOperand(1); in getFauxShuffleMask() local
10372 auto MatchPACK = [&](SDValue N1, SDValue N2, MVT PackVT) { in matchShuffleWithPACK()
12432 SDValue N1, ArrayRef<int> Mask, in lowerShuffleOfExtractsAsVperm()
18214 SDValue N1 = Op.getOperand(1); in LowerINSERT_VECTOR_ELT() local
26643 SDNode *N1 = DAG.getMachineNode( in expandIntrinsicWChainHelper() local
31929 SDValue N1 = InOp.getOperand(1); in ExtendToType() local
32704 SDValue N1 = DAG.getConstant(SplatVal, dl, ResVT); in ReplaceNodeResults() local
40333 SDValue N1 = V.getOperand(1); in combineCommutableSHUFP() local
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/MSP430/
H A DMSP430ISelDAGToDAG.cpp358 bool MSP430DAGToDAGISel::tryIndexedBinOp(SDNode *Op, SDValue N1, SDValue N2, in tryIndexedBinOp()
/freebsd/contrib/llvm-project/llvm/lib/Target/XCore/
H A DXCoreISelLowering.cpp576 SDValue N1 = Op.getOperand(1); in isADDADDMUL() local
1538 SDValue N1 = N->getOperand(1); in PerformDAGCombine() local
1574 SDValue N1 = N->getOperand(1); in PerformDAGCombine() local
1611 SDValue N1 = N->getOperand(1); in PerformDAGCombine() local
/freebsd/contrib/llvm-project/llvm/lib/Target/Lanai/
H A DLanaiISelLowering.cpp1356 SDValue N1 = N->getOperand(1); in isConditionalZeroOrAllOnes() local
1446 SDValue N1 = N->getOperand(1); in combineSelectAndUseCommutative() local
1460 SDValue N1 = N->getOperand(1); in PerformSUBCombine() local
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DAMDGPUISelDAGToDAG.cpp732 SDValue &N0, SDValue &N1) { in getBaseWithOffsetUsingSplitOR()
1086 SDValue N1 = Addr.getOperand(1); in SelectDS1Addr1Offset() local
1265 SDValue N1 = Addr.getOperand(1); in SelectDSReadWrite2() local
1651 SDValue N0, N1; in SelectFlatOffsetImpl() local
2145 SDValue N0, N1; in SelectSMRDBaseOffset() local
2238 SDValue N1 = Index.getOperand(1); in SelectMOVRELOffset() local
H A DAMDGPUISelLowering.cpp3915 SDValue N1 = N->getOperand(1); in performAssertSZExtCombine() local
4235 SDValue N0, SDValue N1, unsigned Size, bool Signed) { in getMul24()
4279 SDValue N1 = N->getOperand(1); in performMulCombine() local
4354 SDValue N1 = N->getOperand(1); in performMulLoHiCombine() local
4413 SDValue N1 = N->getOperand(1); in performMulhsCombine() local
4446 SDValue N1 = N->getOperand(1); in performMulhuCombine() local
4524 SDValue N1, in distributeOpThroughSelect()
5255 SDValue N1 = N->getOperand(1); in PerformDAGCombine() local
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMISelLowering.cpp7709 SDValue N1 = DAG.getNode(ARMISD::VCVTN, dl, VT, DAG.getUNDEF(VT), Op0, in LowerBuildVectorOfFPTrunc() local
9608 SDNode *N1 = N->getOperand(1).getNode(); in isAddSubSExt() local
9619 SDNode *N1 = N->getOperand(1).getNode(); in isAddSubZExt() local
9633 SDNode *N1 = Op.getOperand(1).getNode(); in LowerMUL() local
9732 static SDValue LowerSDIV_v4i16(SDValue N0, SDValue N1, const SDLoc &dl, in LowerSDIV_v4i16()
9779 SDValue N1 = Op.getOperand(1); in LowerSDIV() local
9816 SDValue N1 = Op.getOperand(1); in LowerUDIV() local
12526 SDValue N1 = N->getOperand(1); in isConditionalZeroOrAllOnes() local
12620 SDValue N1 = N->getOperand(1); in combineSelectAndUseCommutative() local
12642 static SDValue AddCombineToVPADD(SDNode *N, SDValue N0, SDValue N1, in AddCombineToVPADD()
[all …]
H A DARMISelDAGToDAG.cpp443 SDValue N1 = N.getOperand(1); in PreprocessISelDAG() local
1109 SDValue N1 = N.getOperand(1); in SelectAddrModePC() local
3901 SDValue N0 = N->getOperand(0), N1 = N->getOperand(1); in Select() local
4127 SDValue N1 = N->getOperand(1); in Select() local
/freebsd/contrib/llvm-project/llvm/lib/Target/NVPTX/
H A DNVPTXISelLowering.cpp5298 PerformADDCombineWithOperands(SDNode *N, SDValue N0, SDValue N1, in PerformADDCombineWithOperands()
5342 PerformFADDCombineWithOperands(SDNode *N, SDValue N0, SDValue N1, in PerformFADDCombineWithOperands()
5449 SDValue N1 = N->getOperand(1); in PerformADDCombine() local
5470 SDValue N1 = N->getOperand(1); in PerformFADDCombine() local
5809 PerformMULCombineWithOperands(SDNode *N, SDValue N0, SDValue N1, in PerformMULCombineWithOperands()
5847 SDValue N1 = N->getOperand(1); in PerformMULCombine() local
H A DNVPTXISelDAGToDAG.cpp973 SDValue N1 = N->getOperand(1); in tryLoad() local
/freebsd/contrib/llvm-project/llvm/lib/Target/BPF/
H A DBPFISelDAGToDAG.cpp208 SDValue N1 = Node->getOperand(1); in Select() local
/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonCommonGEP.cpp479 static NodePair node_pair(GepNode *N1, GepNode *N2) { in node_pair()
495 static bool node_eq(GepNode *N1, GepNode *N2, NodePairSet &Eq, in node_eq()
H A DHexagonISelDAGToDAG.cpp1135 SDValue N0 = I->getOperand(0), N1 = I->getOperand(1); in ppSimplifyOrSelect0() local
1546 SDValue N1 = N.getOperand(1); in SelectGlobalAddress() local
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.cpp13159 SDValue N1 = N->getOperand(1); transformAddShlImm() local
13270 SDValue N1 = N->getOperand(1); combineSelectAndUseCommutative() local
13363 SDValue N1 = N->getOperand(1); combineBinOpOfZExt() local
13400 SDValue N1 = N->getOperand(1); combineAddOfBooleanXor() local
13448 SDValue N1 = N->getOperand(1); combineSubOfBoolean() local
13499 SDValue N1 = N->getOperand(1); combineSubShiftToOrcB() local
13522 SDValue N1 = N->getOperand(1); performSUBCombine() local
13550 SDValue N1 = N->getOperand(1); combineDeMorganOfBoolean() local
13728 combineOrOfCZERO(SDNode * N,SDValue N0,SDValue N1,SelectionDAG & DAG) combineOrOfCZERO() argument
13778 SDValue N1 = N->getOperand(1); performORCombine() local
13792 SDValue N1 = N->getOperand(1); performXORCombine() local
14060 SDValue N1 = N->getOperand(1); performMULCombine() local
14143 SDValue N1 = N.getOperand(1); narrowIndex() local
14174 SDValue N1 = N->getOperand(1); performSETCCCombine() local
16500 SDValue N1 = Op.getOperand(1); combineTruncOfSraSext() local
[all...]
/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DRDFGraph.h422 uint32_t N1 = N - 1; in ptr() local
/freebsd/contrib/llvm-project/llvm/lib/Analysis/
H A DLazyCallGraph.cpp1771 Node &N1 = get(*F1); in addSplitRefRecursiveFunctions() local
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64ISelLowering.cpp5071 SDValue N1 = N.getOperand(1); in isAddSubSExt() local
5082 SDValue N1 = N.getOperand(1); in isAddSubZExt() local
5215 static unsigned selectUmullSmull(SDValue &N0, SDValue &N1, SelectionDAG &DAG, in selectUmullSmull()
5290 SDValue N1 = Op.getOperand(1); in LowerMUL() local
18222 SDValue N1 = N->getOperand(1).getOperand(0); in performVectorExtCombine() local
18263 SDValue N1 = N->getOperand(1); in performMulCombine() local
18335 auto Shl = [&](SDValue N0, unsigned N1) { in performMulCombine()
18344 auto Add = [&](SDValue N0, SDValue N1) { in performMulCombine()
18349 auto Sub = [&](SDValue N0, SDValue N1) { in performMulCombine()
18671 SDValue N1 = N->getOperand(1); in tryCombineToBSL() local
[all …]

12