| /freebsd/contrib/llvm-project/llvm/include/llvm/Support/ |
| H A D | MathExtras.h | 305 inline bool isShiftedMask_32(uint32_t Value, unsigned &MaskIdx, in isShiftedMask_32()
318 inline bool isShiftedMask_64(uint64_t Value, unsigned &MaskIdx, in isShiftedMask_64()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/VE/ |
| H A D | VVPISelLowering.cpp | 68 auto MaskIdx = ISD::getVPMaskIdx(Opcode); in lowerToVVP() local
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/ADT/ |
| H A D | APInt.h | 502 bool isShiftedMask(unsigned &MaskIdx, unsigned &MaskLen) const { in isShiftedMask()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86InstCombineIntrinsic.cpp | 2216 unsigned MaskIdx, MaskLen; in instCombineIntrinsic() local
2260 unsigned MaskIdx, MaskLen; in instCombineIntrinsic() local
|
| H A D | X86ISelDAGToDAG.cpp | 2189 unsigned MaskIdx, MaskLen; in foldMaskAndShiftToScale() local
2288 unsigned MaskIdx, MaskLen; in foldMaskedShiftToBEXTR() local
|
| H A D | X86ISelLowering.cpp | 9631 int MaskIdx = Mask[i]; in isShuffleEquivalent() local
9682 int MaskIdx = Mask[i]; in isTargetShuffleEquivalent() local
45330 SDValue MaskIdx = DAG.getZExtOrTrunc(Use->getOperand(1), dl, MVT::i8); in combineExtractVectorElt() local
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | ComplexDeinterleavingPass.cpp | 499 int MaskIdx = Idx * 2; in isInterleavingMask() local
|
| /freebsd/contrib/llvm-project/clang/lib/CodeGen/ |
| H A D | CodeGenFunction.cpp | 3062 for (unsigned MaskIdx = 0; in emitBoolVecConversion() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/LoongArch/ |
| H A D | LoongArchISelLowering.cpp | 3206 unsigned MaskIdx, MaskLen; in performSRLCombine() local
3367 unsigned MaskIdx, MaskLen; in performORCombine() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyISelLowering.cpp | 1888 const SDValue &MaskIdx = Op.getOperand(OpIdx + 1); in LowerIntrinsic() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonISelLowering.cpp | 2305 uint64_t MaskIdx = 0; in LowerVECTOR_SHUFFLE() local
[all...] |
| /freebsd/contrib/llvm-project/llvm/lib/Transforms/InstCombine/ |
| H A D | InstCombineCompares.cpp | 313 auto MaskIdx = [&](Value *Idx) { in foldCmpLoadFromIndexedGlobal() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUISelLowering.cpp | 4108 unsigned MaskIdx, MaskLen; in performSrlCombine() local
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeVectorTypes.cpp | 2839 int MaskIdx = MaskElt / NewElts; SplitVecRes_VECTOR_SHUFFLE() local
|
| H A D | DAGCombiner.cpp | 26791 if (auto MaskIdx = ISD::getVPMaskIdx(N->getOpcode())) in visitVPOp() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 12007 SDValue MaskIdx = MaskSource.getOperand(1); in ReconstructShuffleWithRuntimeMask() local
17530 unsigned MaskIdx, MaskLen; in isDesirableToCommuteXorWithShift() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 11253 auto MaskIdx = ISD::getVPMaskIdx(Op.getOpcode()); lowerVPOp() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.cpp | 13850 unsigned MaskIdx, MaskLen; in isDesirableToCommuteXorWithShift() local
|