| /freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonCopyToCombine.cpp | 750 Register LoReg = LoOperand.getReg(); in emitCombineIR() local
849 Register LoReg = LoOperand.getReg(); in emitCombineRR() local
|
| H A D | HexagonFrameLowering.cpp | 1119 Register LoReg = HRI.getSubReg(Reg, Hexagon::isub_lo); in insertCFIInstructionsAt() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AVR/ |
| H A D | AVRRegisterInfo.cpp | 300 void AVRRegisterInfo::splitReg(Register Reg, Register &LoReg, in splitReg()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Sparc/ |
| H A D | SparcAsmPrinter.cpp | 443 Register HiReg, LoReg; in PrintAsmOperand() local
|
| H A D | SparcISelLowering.cpp | 1316 Register LoReg = VA.getLocReg() + 1; in LowerCall_64() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Mips/ |
| H A D | MipsSEInstrInfo.cpp | 798 unsigned LoReg = I->getOperand(1).getReg(), HiReg = I->getOperand(2).getReg(); in expandBuildPairF64() local
|
| H A D | MipsSEFrameLowering.cpp | 306 Register LoReg = I->getOperand(1).getReg(); in expandBuildPairF64() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMExpandPseudoInsts.cpp | 2103 for (unsigned LoReg = ARM::R7, HiReg = ARM::R11; LoReg >= ARM::R4; in CMSEPushCalleeSaves() local
2124 Register LoReg = JumpReg == ARM::R4 ? ARM::R5 : ARM::R4; in CMSEPushCalleeSaves() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUInstructionSelector.cpp | 2476 Register LoReg = MRI->createVirtualRegister(DstRC); in selectG_TRUNC() local
2833 Register LoReg = MRI->createVirtualRegister(&AMDGPU::SReg_32RegClass); in selectG_FNEG() local
2871 Register LoReg = MRI->createVirtualRegister(&AMDGPU::SReg_32RegClass); in selectG_FABS() local
3154 Register LoReg = MRI->createVirtualRegister(&RegRC); in selectG_PTRMASK() local
|
| H A D | SILoadStoreOptimizer.cpp | 188 Register LoReg; member
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelDAGToDAG.cpp | 5700 unsigned LoReg, ROpc, MOpc; in Select() local
5779 unsigned LoReg, HiReg; in Select() local
5922 unsigned LoReg, HiReg, ClrReg; in Select() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/LoongArch/ |
| H A D | LoongArchISelLowering.cpp | 6231 Register LoReg = MI.getOperand(0).getReg(); in emitSplitPairF64Pseudo() local
6254 Register LoReg = MI.getOperand(1).getReg(); in emitBuildPairF64Pseudo() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 21295 Register LoReg = MI.getOperand(0).getReg(); in emitReadCounterWidePseudo() local
21334 Register LoReg = MI.getOperand(0).getReg(); in emitSplitF64Pseudo() local
21371 Register LoReg = MI.getOperand(1).getReg(); in emitBuildPairF64Pseudo() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCISelLowering.cpp | 13871 Register LoReg = MI.getOperand(0).getReg(); in EmitInstrWithCustomInserter() local
|