Searched defs:LaneIdx (Results 1 – 8 of 8) sorted by relevance
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/GISel/ |
H A D | AArch64InstructionSelector.cpp | 2752 unsigned LaneIdx = Offset / 64; in select() local 3885 Register VecReg, unsigned LaneIdx, MachineIRBuilder &MIRBuilder) const { in emitExtractVectorElt() 3969 unsigned LaneIdx = VRegAndVal->Value.getSExtValue(); in selectExtractElt() local 4104 unsigned LaneIdx = 1; in selectUnmergeValues() local 5144 unsigned LaneIdx, const RegisterBank &RB, in emitLaneInsert() 7751 auto LaneIdx = getIConstantVRegValWithLookThrough( in selectExtractHigh() local
|
H A D | AArch64PostLegalizerLowering.cpp | 696 auto LaneIdx = getSplatIndex(MI); in matchDupLane() local
|
/freebsd/contrib/llvm-project/llvm/lib/Analysis/ |
H A D | VectorUtils.cpp | 587 int LaneIdx = (Idx / NumEltsPerLane) * NumEltsPerLane; in getHorizDemandedEltsForFirstOperand() local
|
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
H A D | X86InstCombineIntrinsic.cpp | 3316 unsigned LaneIdx = Lane * VWidthPerLane; in simplifyDemandedVectorEltsIntrinsic() local
|
H A D | X86ISelLowering.cpp | 21783 unsigned LaneIdx = LExtIndex / NumEltsPerLane; in lowerAddSubToHorizontalOp() local 44788 unsigned LaneIdx = LaneOffset / Vec.getScalarValueSizeInBits(); in combineExtractWithShuffle() local
|
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/AsmParser/ |
H A D | AMDGPUAsmParser.cpp | 7986 int64_t LaneIdx; in parseSwizzleBroadcast() local
|
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
H A D | ARMISelLowering.cpp | 8176 SDValue LaneIdx = DAG.getConstant(i, dl, MVT::i32); in LowerBUILD_VECTOR() local 15384 SDValue LaneIdx = DAG.getConstant(Idx, dl, MVT::i32); in PerformARMBUILD_VECTORCombine() local
|
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
H A D | AArch64ISelLowering.cpp | 14216 SDValue LaneIdx = DAG.getConstant(i, dl, MVT::i64); in LowerBUILD_VECTOR() local 14374 SDValue LaneIdx = DAG.getConstant(i, dl, MVT::i64); in LowerBUILD_VECTOR() local
|