Home
last modified time | relevance | path

Searched defs:Insn (Results 1 – 25 of 45) sorted by relevance

12

/freebsd/contrib/llvm-project/llvm/lib/Target/AVR/Disassembler/
H A DAVRDisassembler.cpp142 static DecodeStatus decodeFIOARr(MCInst &Inst, unsigned Insn, uint64_t Address, in decodeFIOARr()
155 static DecodeStatus decodeFIORdA(MCInst &Inst, unsigned Insn, uint64_t Address, in decodeFIORdA()
168 static DecodeStatus decodeFIOBIT(MCInst &Inst, unsigned Insn, uint64_t Address, in decodeFIOBIT()
186 static DecodeStatus decodeFRd(MCInst &Inst, unsigned Insn, uint64_t Address, in decodeFRd()
195 static DecodeStatus decodeFLPMX(MCInst &Inst, unsigned Insn, uint64_t Address, in decodeFLPMX()
203 static DecodeStatus decodeFFMULRdRr(MCInst &Inst, unsigned Insn, in decodeFFMULRdRr()
217 static DecodeStatus decodeFMOVWRdRr(MCInst &Inst, unsigned Insn, in decodeFMOVWRdRr()
231 static DecodeStatus decodeFWRdK(MCInst &Inst, unsigned Insn, uint64_t Address, in decodeFWRdK()
247 static DecodeStatus decodeFMUL2RdRr(MCInst &Inst, unsigned Insn, in decodeFMUL2RdRr()
261 static DecodeStatus decodeMemri(MCInst &Inst, unsigned Insn, uint64_t Address, in decodeMemri()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/XCore/Disassembler/
H A DXCoreDisassembler.cpp45 uint64_t &Size, uint16_t &Insn) { in readInstruction16()
57 uint64_t &Size, uint32_t &Insn) { in readInstruction32()
216 Decode2OpInstruction(unsigned Insn, unsigned &Op1, unsigned &Op2) { in Decode2OpInstruction()
234 Decode3OpInstruction(unsigned Insn, unsigned &Op1, unsigned &Op2, in Decode3OpInstruction()
249 static DecodeStatus Decode2OpInstructionFail(MCInst &Inst, unsigned Insn, in Decode2OpInstructionFail()
319 static DecodeStatus Decode2RInstruction(MCInst &Inst, unsigned Insn, in Decode2RInstruction()
332 static DecodeStatus Decode2RImmInstruction(MCInst &Inst, unsigned Insn, in Decode2RImmInstruction()
345 static DecodeStatus DecodeR2RInstruction(MCInst &Inst, unsigned Insn, in DecodeR2RInstruction()
358 static DecodeStatus Decode2RSrcDstInstruction(MCInst &Inst, unsigned Insn, in Decode2RSrcDstInstruction()
372 static DecodeStatus DecodeRUSInstruction(MCInst &Inst, unsigned Insn, in DecodeRUSInstruction()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/ARC/Disassembler/
H A DARCDisassembler.cpp51 uint64_t &Size, uint32_t &Insn) { in readInstruction32()
60 uint64_t &Size, uint64_t &Insn) { in readInstruction64()
70 uint64_t &Size, uint64_t &Insn) { in readInstruction48()
79 uint64_t &Size, uint32_t &Insn) { in readInstruction16()
156 static unsigned decodeCField(unsigned Insn) { in decodeCField()
160 static unsigned decodeBField(unsigned Insn) { in decodeBField()
165 static unsigned decodeAField(unsigned Insn) { in decodeAField()
169 static DecodeStatus DecodeMEMrs9(MCInst &Inst, unsigned Insn, uint64_t Address, in DecodeMEMrs9()
229 static DecodeStatus DecodeStLImmInstruction(MCInst &Inst, uint64_t Insn, in DecodeStLImmInstruction()
246 static DecodeStatus DecodeLdLImmInstruction(MCInst &Inst, uint64_t Insn, in DecodeLdLImmInstruction()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/Lanai/Disassembler/
H A DLanaiDisassembler.cpp76 uint32_t &Insn) { in readInstruction32()
90 static void PostOperandDecodeAdjust(MCInst &Instr, uint32_t Insn) { in PostOperandDecodeAdjust()
135 uint32_t Insn; in getInstruction() local
174 static DecodeStatus decodeRiMemoryValue(MCInst &Inst, unsigned Insn, in decodeRiMemoryValue()
187 static DecodeStatus decodeRrMemoryValue(MCInst &Inst, unsigned Insn, in decodeRrMemoryValue()
200 static DecodeStatus decodeSplsValue(MCInst &Inst, unsigned Insn, in decodeSplsValue()
221 static DecodeStatus decodeBranch(MCInst &MI, unsigned Insn, uint64_t Address, in decodeBranch()
229 static DecodeStatus decodeShiftImm(MCInst &Inst, unsigned Insn, in decodeShiftImm()
/freebsd/contrib/llvm-project/llvm/lib/Target/Mips/Disassembler/
H A DMipsDisassembler.cpp1008 static DecodeStatus DecodeDEXT(MCInst &MI, InsnType Insn, uint64_t Address, in DecodeDEXT()
1050 static DecodeStatus DecodeDINS(MCInst &MI, InsnType Insn, uint64_t Address, in DecodeDINS()
1092 static DecodeStatus DecodeCRC(MCInst &MI, InsnType Insn, uint64_t Address, in DecodeCRC()
1108 uint64_t &Size, uint32_t &Insn, in readInstruction16()
1128 uint64_t &Size, uint32_t &Insn, in readInstruction32()
1165 uint32_t Insn; in getInstruction() local
1462 static DecodeStatus DecodeMem(MCInst &Inst, unsigned Insn, uint64_t Address, in DecodeMem()
1482 static DecodeStatus DecodeMemEVA(MCInst &Inst, unsigned Insn, uint64_t Address, in DecodeMemEVA()
1501 static DecodeStatus DecodeLoadByte15(MCInst &Inst, unsigned Insn, in DecodeLoadByte15()
1518 static DecodeStatus DecodeCacheOp(MCInst &Inst, unsigned Insn, uint64_t Address, in DecodeCacheOp()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/Disassembler/
H A DARMDisassembler.cpp718 uint32_t Insn, in checkDecodedInstruction()
801 uint32_t Insn = llvm::support::endian::read<uint32_t>(Bytes.data(), in getARMInstruction() local
1863 static DecodeStatus DecodeCopMemInstruction(MCInst &Inst, unsigned Insn, in DecodeCopMemInstruction()
2043 DecodeAddrMode2IdxInstruction(MCInst &Inst, unsigned Insn, uint64_t Address, in DecodeAddrMode2IdxInstruction()
2192 static DecodeStatus DecodeTSBInstruction(MCInst &Inst, unsigned Insn, in DecodeTSBInstruction()
2205 static DecodeStatus DecodeAddrMode3Instruction(MCInst &Inst, unsigned Insn, in DecodeAddrMode3Instruction()
2397 static DecodeStatus DecodeRFEInstruction(MCInst &Inst, unsigned Insn, in DecodeRFEInstruction()
2427 static DecodeStatus DecodeQADDInstruction(MCInst &Inst, unsigned Insn, in DecodeQADDInstruction()
2452 DecodeMemMultipleWritebackInstruction(MCInst &Inst, unsigned Insn, in DecodeMemMultipleWritebackInstruction()
2544 static DecodeStatus DecodeHINTInstruction(MCInst &Inst, unsigned Insn, in DecodeHINTInstruction()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/MSP430/Disassembler/
H A DMSP430Disassembler.cpp181 static AddrMode DecodeSrcAddrModeI(unsigned Insn) { in DecodeSrcAddrModeI()
187 static AddrMode DecodeSrcAddrModeII(unsigned Insn) { in DecodeSrcAddrModeII()
193 static AddrMode DecodeDstAddrMode(unsigned Insn) { in DecodeDstAddrMode()
233 uint64_t Insn = support::endian::read16le(Bytes.data()); in getInstructionI() local
288 uint64_t Insn = support::endian::read16le(Bytes.data()); in getInstructionII() local
343 uint64_t Insn = support::endian::read16le(Bytes.data()); in getInstructionCJ() local
369 uint64_t Insn = support::endian::read16le(Bytes.data()); in getInstruction() local
/freebsd/contrib/llvm-project/llvm/include/llvm/Analysis/
H A DInstructionPrecedenceTracking.h114 bool isDominatedByICFIFromSameBlock(const Instruction *Insn) { in isDominatedByICFIFromSameBlock()
137 bool isDominatedByMemoryWriteFromSameBlock(const Instruction *Insn) { in isDominatedByMemoryWriteFromSameBlock()
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64ExpandImm.cpp44 SmallVectorImpl<ImmInsnModel> &Insn) { in tryToreplicateChunks()
151 SmallVectorImpl<ImmInsnModel> &Insn) { in trySequenceOfOnes()
317 SmallVectorImpl<ImmInsnModel> &Insn) { in tryOrrOfLogicalImmediates()
342 SmallVectorImpl<ImmInsnModel> &Insn) { in tryAndOfLogicalImmediates()
374 SmallVectorImpl<ImmInsnModel> &Insn) { in tryEorOfLogicalImmediates()
468 SmallVectorImpl<ImmInsnModel> &Insn) { in expandMOVImmSimple()
534 SmallVectorImpl<ImmInsnModel> &Insn) { in expandMOVImm()
H A DAArch64MIPeepholeOpt.cpp159 SmallVector<AArch64_IMM::ImmInsnModel, 4> Insn; in splitBitmaskImm() local
340 SmallVector<AArch64_IMM::ImmInsnModel, 4> Insn; in splitAddSubImm() local
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/Disassembler/
H A DRISCVDisassembler.cpp386 static DecodeStatus decodeRVCInstrRdRs1ImmZero(MCInst &Inst, uint32_t Insn, in decodeRVCInstrRdRs1ImmZero()
398 static DecodeStatus decodeCSSPushPopchk(MCInst &Inst, uint32_t Insn, in decodeCSSPushPopchk()
408 static DecodeStatus decodeRVCInstrRdSImm(MCInst &Inst, uint32_t Insn, in decodeRVCInstrRdSImm()
420 static DecodeStatus decodeRVCInstrRdRs1UImm(MCInst &Inst, uint32_t Insn, in decodeRVCInstrRdRs1UImm()
433 static DecodeStatus decodeRVCInstrRdRs2(MCInst &Inst, uint32_t Insn, in decodeRVCInstrRdRs2()
443 static DecodeStatus decodeRVCInstrRdRs1Rs2(MCInst &Inst, uint32_t Insn, in decodeRVCInstrRdRs1Rs2()
454 static DecodeStatus decodeXTHeadMemPair(MCInst &Inst, uint32_t Insn, in decodeXTHeadMemPair()
488 static DecodeStatus decodeRegReg(MCInst &Inst, uint32_t Insn, uint64_t Address, in decodeRegReg()
544 uint32_t Insn = support::endian::read32le(Bytes.data()); in getInstruction32() local
638 uint32_t Insn = support::endian::read16le(Bytes.data()); in getInstruction16() local
/freebsd/contrib/llvm-project/llvm/lib/Target/M68k/Disassembler/
H A DM68kDisassembler.cpp144 unsigned Idx = Insn.getBitWidth() >> 3; in getInstruction() local
100 DecodeCCRCRegisterClass(MCInst & Inst,APInt & Insn,uint64_t Address,const void * Decoder) DecodeCCRCRegisterClass() argument
134 __anona2e1beac0102(APInt &Insn, unsigned InstrBits) getInstruction() argument
/freebsd/contrib/llvm-project/llvm/lib/Target/BPF/Disassembler/
H A DBPFDisassembler.cpp127 decodeMemoryOpValue(MCInst & Inst,unsigned Insn,uint64_t Address,const MCDisassembler * Decoder) decodeMemoryOpValue() argument
143 readInstruction64(ArrayRef<uint8_t> Bytes,uint64_t Address,uint64_t & Size,uint64_t & Insn,bool IsLittleEndian) readInstruction64() argument
171 uint64_t Insn, Hi; getInstruction() local
[all...]
/freebsd/contrib/llvm-project/llvm/lib/Target/BPF/
H A DBPFPreserveStaticOffset.cpp210 GEPChainInfo &GEP, T *Insn) { in fillCommonArgs()
291 static void reconstructCommon(CallInst *Call, GetElementPtrInst *GEP, T *Insn, in reconstructCommon()
396 static void reportNonStaticGEPChain(Instruction *Insn) { in reportNonStaticGEPChain()
461 static void rewriteUses(Instruction *Insn, in rewriteUses()
502 static void rewriteAccessChain(Instruction *Insn, in rewriteAccessChain()
/freebsd/contrib/llvm-project/llvm/utils/TableGen/
H A DPseudoLoweringEmitter.cpp74 Record *Rec, DagInit *Dag, CodeGenInstruction &Insn, in addDagOperandMapping()
157 CodeGenInstruction Insn(Operator); in evaluateExpansion() local
H A DDecoderEmitter.cpp461 void insnWithID(insn_t &Insn, unsigned Opcode) const { in insnWithID()
603 insn_t Insn; in Filter() local
1067 std::pair<bool, uint64_t> FilterChooser::fieldFromInsn(const insn_t &Insn, in fieldFromInsn()
1452 insn_t Insn; in emitSingletonTableEntry() local
1592 insn_t Insn; in filterProcessor() local
/freebsd/contrib/llvm-project/llvm/lib/Analysis/
H A DInstructionPrecedenceTracking.cpp63 const Instruction *Insn) { in isPreceededBySpecialInstruction()
/freebsd/contrib/llvm-project/llvm/lib/Target/Sparc/Disassembler/
H A DSparcDisassembler.cpp275 readInstruction32(ArrayRef<uint8_t> Bytes,uint64_t Address,uint64_t & Size,uint32_t & Insn,bool IsLittleEndian) readInstruction32() argument
296 uint32_t Insn; getInstruction() local
/freebsd/contrib/llvm-project/llvm/lib/Target/Xtensa/Disassembler/
H A DXtensaDisassembler.cpp248 uint64_t &Size, uint32_t &Insn, in readInstruction24()
272 uint32_t Insn; in getInstruction() local
/freebsd/contrib/llvm-project/llvm/lib/Target/LoongArch/Disassembler/
H A DLoongArchDisassembler.cpp156 uint32_t Insn; in getInstruction() local
/freebsd/contrib/llvm-project/llvm/lib/ExecutionEngine/RuntimeDyld/Targets/
H A DRuntimeDyldELFMips.cpp215 uint32_t Insn = readBytesUnaligned(TargetPtr, 4); in applyMIPSRelocation() local
H A DRuntimeDyldMachOARM.h271 uint32_t Insn = readBytesUnaligned(LocalAddress, 4); in resolveRelocation() local
/freebsd/contrib/llvm-project/llvm/lib/Target/VE/Disassembler/
H A DVEDisassembler.cpp269 uint64_t &Size, uint64_t &Insn, in readInstruction64()
294 uint64_t Insn; in getInstruction() local
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/MCTargetDesc/
H A DAArch64MCTargetDesc.cpp489 uint32_t Insn = support::endian::read32le(PltContents.data() + Byte); in findPltEntries() local
/freebsd/contrib/llvm-project/llvm/lib/Transforms/Scalar/
H A DGVNHoist.cpp599 Instruction *Insn = MU->getMemoryInst(); in hasMemoryUse() local
765 Instruction *Insn = CHI.I; in checkSafety() local

12