| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86FixupLEAs.cpp | 458 Register IndexReg = LeaI->getOperand(1 + X86::AddrIndexReg).getReg(); checkRegUsage() local
507 Register IndexReg = I->getOperand(1 + X86::AddrIndexReg).getReg(); optLEAALU() local
566 Register IndexReg = Index.getReg(); optTwoAddrLEA() local
759 Register IndexReg = Index.getReg(); processInstrForSlow3OpLEA() local
[all...] |
| H A D | X86AsmPrinter.cpp | 377 const MachineOperand &IndexReg = MI->getOperand(OpNo + X86::AddrIndexReg); in PrintLeaMemReference() local
474 const MachineOperand &IndexReg = MI->getOperand(OpNo + X86::AddrIndexReg); in PrintIntelMemReference() local
|
| H A D | X86InsertPrefetch.cpp | 86 Register IndexReg = MI.getOperand(Op + X86::AddrIndexReg).getReg(); in IsMemOpCompatibleWithPrefetch() local
|
| H A D | X86InstrBuilder.h | 54 unsigned IndexReg; member
|
| H A D | X86SpeculativeLoadHardening.cpp | 1338 unsigned BaseReg = 0, IndexReg = 0; in tracePredStateThroughBlocksAndHarden() local
|
| H A D | X86FastISel.cpp | 903 unsigned IndexReg = AM.IndexReg; in X86SelectAddress() local
4023 Register IndexReg = constrainOperandRegClass(Result->getDesc(), in tryToFoldLoadIntoMI() local
|
| H A D | X86MCInstLower.cpp | 685 unsigned Opc, BaseReg, ScaleVal, IndexReg, Displacement, SegmentReg; in emitNop() local
|
| H A D | X86ISelDAGToDAG.cpp | 72 SDValue IndexReg; member
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/ |
| H A D | LoadStoreOpt.h | 39 Register IndexReg; global() member
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/MCTargetDesc/ |
| H A D | X86IntelInstPrinter.cpp | 385 const MCOperand &IndexReg = MI->getOperand(Op+X86::AddrIndexReg); in printMemReference() local
|
| H A D | X86ATTInstPrinter.cpp | 427 const MCOperand &IndexReg = MI->getOperand(Op + X86::AddrIndexReg); in printMemReference() local
|
| H A D | X86MCTargetDesc.cpp | 666 const MCOperand &IndexReg = Inst.getOperand(MemOpStart + X86::AddrIndexReg); in evaluateMemoryOperandAddress() local
692 const MCOperand &IndexReg = Inst.getOperand(MemOpStart + X86::AddrIndexReg); in getMemoryOperandRelocationOffset() local
|
| H A D | X86MCCodeEmitter.cpp | 615 const MCOperand &IndexReg = MI.getOperand(Op + X86::AddrIndexReg); in emitMemModRMByte() local
|
| H A D | X86BaseInfo.h | 1321 inline bool needSIB(unsigned BaseReg, unsigned IndexReg, bool In64BitMode) { in needSIB()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCFastISel.cpp | 420 unsigned &IndexReg) { in PPCSimplifyAddress()
504 unsigned IndexReg = 0; in PPCEmitLoad() local
653 unsigned IndexReg = 0; in PPCEmitStore() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/AsmParser/ |
| H A D | X86AsmParser.cpp | 437 unsigned BaseReg = 0, IndexReg = 0, TmpReg = 0, Scale = 0; member in __anonee973c6c0111::X86AsmParser::IntelExprStateMachine
1303 static bool CheckBaseRegAndIndexRegAndScale(unsigned BaseReg, unsigned IndexReg, in CheckBaseRegAndIndexRegAndScale()
1757 unsigned BaseReg, unsigned IndexReg, in CreateMemForMSInlineAsm()
2655 unsigned IndexReg = SM.getIndexReg(); in parseIntelOperand() local
3044 unsigned BaseReg = 0, IndexReg = 0, Scale = 1; in ParseMemOperand() local
|
| H A D | X86Operand.h | 67 unsigned IndexReg; member
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/VE/AsmParser/ |
| H A D | VEAsmParser.cpp | 185 unsigned IndexReg; member
1253 MCRegister IndexReg; in parseMEMOperand() local
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/MC/MCParser/ |
| H A D | MCTargetAsmParser.h | 69 StringRef IndexReg; member
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/M68k/ |
| H A D | M68kISelDAGToDAG.cpp | 70 SDValue IndexReg; member
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
| H A D | SystemZAsmPrinter.cpp | 340 Register IndexReg = 0; in emitInstruction() local
|
| H A D | SystemZISelLowering.cpp | 991 bool IndexReg; member
8408 Register IndexReg = MI.getOperand(3).getReg(); in emitCondStore() local
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
| H A D | MachineIRBuilder.cpp | 303 Register IndexReg) { in buildBrJT()
|