| /freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonSplitConst32AndConst64.cpp | 78 uint64_t ImmValue = MI.getOperand(1).getImm(); in runOnMachineFunction() local
85 int64_t ImmValue = MI.getOperand(1).getImm(); in runOnMachineFunction() local
|
| H A D | HexagonHardwareLoops.cpp | 659 int64_t Mask = 0, ImmValue = 0; in getLoopTripCount() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/LoongArch/ |
| H A D | LoongArchISelDAGToDAG.cpp | 354 APInt ImmValue; in selectVSplatImm() local
379 APInt ImmValue; in selectVSplatUimmInvPow2() local
400 APInt ImmValue; in selectVSplatUimmPow2() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Mips/ |
| H A D | MipsSEISelDAGToDAG.cpp | 553 APInt ImmValue; in selectVSplatCommon() local
629 APInt ImmValue; in selectVSplatUimmPow2() local
660 APInt ImmValue; in selectVSplatMaskL() local
693 APInt ImmValue; in selectVSplatMaskR() local
714 APInt ImmValue; in selectVSplatUimmInvPow2() local
735 APInt ImmValue; in selectVSplatImmEq1() local
|
| H A D | MicroMipsSizeReduction.cpp | 528 int64_t ImmValue; in ReduceADDIUToADDIUSP() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Mips/AsmParser/ |
| H A D | MipsAsmParser.cpp | 2620 int64_t ImmValue = Inst.getOperand(2).getImm(); in tryExpandInstruction() local
2632 int64_t ImmValue = Inst.getOperand(2).getImm(); in tryExpandInstruction() local
2759 bool MipsAsmParser::loadImmediate(int64_t ImmValue, unsigned DstReg, in loadImmediate()
3717 int64_t ImmValue = ImmOp.getImm(); in expandBranchImm() local
4248 int64_t ImmValue; in expandDivRem() local
4645 int64_t ImmValue = Inst.getOperand(2).getImm(); in expandSgeImm() local
4702 int64_t ImmValue = Inst.getOperand(2).getImm(); in expandSgtImm() local
4782 int64_t ImmValue = Inst.getOperand(2).getImm(); in expandSleImm() local
4833 int64_t ImmValue = Inst.getOperand(2).getImm(); in expandAliasImmediate() local
4995 int64_t ImmValue = Inst.getOperand(2).getImm(); in expandRotationImm() local
[all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Lanai/ |
| H A D | LanaiInstrInfo.cpp | 207 unsigned SrcReg2, int64_t ImmValue, in isRedundantFlagInstr()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Sparc/AsmParser/ |
| H A D | SparcAsmParser.cpp | 665 int32_t ImmValue = RawImmValue; in expandSET() local
730 int64_t ImmValue = IsImm ? MCValOp.getImm() : 0; in expandSETX() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/Utils/ |
| H A D | AArch64BaseInfo.h | 364 uint16_t ImmValue; member
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMISelDAGToDAG.cpp | 2594 int32_t ImmValue = N->getConstantOperandVal(3); in SelectMVE_WB() local
2629 int32_t ImmValue = N->getConstantOperandVal(3); in SelectMVE_LongShift() local
2692 int32_t ImmValue = N->getConstantOperandVal(3); in SelectMVE_VSHLC() local
2879 int ImmValue = ImmOp->getAsZExtVal(); in SelectMVE_VxDUP() local
|
| H A D | ARMBaseInstrInfo.cpp | 2861 int64_t ImmValue, in isRedundantFlagInstr()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | R600ISelLowering.cpp | 2026 uint64_t ImmValue = 0; in FoldOperand() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Object/ |
| H A D | MachOObjectFile.cpp | 3518 uint8_t ImmValue = Byte & MachO::REBASE_IMMEDIATE_MASK; in moveNext() local
3857 uint8_t ImmValue = Byte & MachO::BIND_IMMEDIATE_MASK; in moveNext() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86InstrInfo.cpp | 4843 int64_t ImmMask, int64_t ImmValue, in isRedundantFlagInstr()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 10729 int64_t ImmValue = cast<ConstantSDNode>(Op.getOperand(2))->getSExtValue(); lowerVECTOR_SPLICE() local
11586 int64_t ImmValue = cast<ConstantSDNode>(Offset)->getSExtValue(); lowerVPSpliceExperimental() local
|