| /freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonCopyToCombine.cpp | 806 Register HiReg = HiOperand.getReg(); in emitCombineRI() local
857 Register HiReg = HiOperand.getReg(); in emitCombineRR() local
|
| H A D | HexagonFrameLowering.cpp | 1128 Register HiReg = HRI.getSubReg(Reg, Hexagon::isub_hi); in insertCFIInstructionsAt() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Sparc/ |
| H A D | SparcAsmPrinter.cpp | 394 Register HiReg, LoReg; in PrintAsmOperand() local
|
| H A D | SparcISelLowering.cpp | 1320 Register HiReg = VA.getLocReg(); in LowerCall_64() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Mips/ |
| H A D | MipsSEInstrInfo.cpp | 798 unsigned LoReg = I->getOperand(1).getReg(), HiReg = I->getOperand(2).getReg(); in expandBuildPairF64() local
|
| H A D | MipsSEFrameLowering.cpp | 309 Register HiReg = I->getOperand(2).getReg(); in expandBuildPairF64() local
|
| H A D | MipsISelLowering.cpp | 2979 MCRegister HiReg = State.AllocateReg(IntRegs); in CC_MipsO32() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUInstructionSelector.cpp | 1425 Register HiReg = MRI->createVirtualRegister(&AMDGPU::SReg_32RegClass); in selectBallot() local
2235 Register HiReg = MRI->createVirtualRegister(DstRC); in selectG_TRUNC() local
2425 Register HiReg = MRI->createVirtualRegister(&AMDGPU::SReg_32RegClass); in selectG_SZA_EXT() local
2584 Register HiReg = MRI->createVirtualRegister(RC); in selectG_CONSTANT() local
2639 Register HiReg = MRI->createVirtualRegister(&AMDGPU::SReg_32RegClass); in selectG_FNEG() local
2677 Register HiReg = MRI->createVirtualRegister(&AMDGPU::SReg_32RegClass); in selectG_FABS() local
2959 Register HiReg = MRI->createVirtualRegister(&RegRC); in selectG_PTRMASK() local
|
| H A D | SILoadStoreOptimizer.cpp | 188 Register HiReg; member
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMExpandPseudoInsts.cpp | 2062 for (int LoReg = ARM::R7, HiReg = ARM::R11; LoReg >= ARM::R4; --LoReg) { in CMSEPushCalleeSaves() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelDAGToDAG.cpp | 5622 unsigned LoReg, HiReg; in Select() local
5765 unsigned LoReg, HiReg, ClrReg; in Select() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 18132 Register HiReg = MI.getOperand(1).getReg(); emitReadCounterWidePseudo() local
18171 Register HiReg = MI.getOperand(1).getReg(); emitSplitF64Pseudo() local
18208 Register HiReg = MI.getOperand(2).getReg(); emitBuildPairF64Pseudo() local
19105 Register HiReg = State.AllocateReg(ArgGPRs); CC_RISCV() local
[all...] |
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/AsmParser/ |
| H A D | ARMAsmParser.cpp | 7463 unsigned Reg, unsigned HiReg, in checkLowRegisterList()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCISelLowering.cpp | 13039 Register HiReg = MI.getOperand(1).getReg(); in EmitInstrWithCustomInserter() local
|