| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUCallLowering.cpp | 339 EVT ExtVT = TLI.getTypeForExtReturn(Ctx, VT, in lowerReturnVal() local
|
| H A D | AMDGPUISelLowering.cpp | 3916 EVT ExtVT = cast<VTSDNode>(N1)->getVT(); in performAssertSZExtCombine() local
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | DAGCombiner.cpp | 6418 EVT LoadResultTy, EVT &ExtVT) { in isAndLoadExtLoad()
6567 EVT ExtVT; in SearchForAndLoads() local
6587 EVT ExtVT = EVT::getIntegerVT(*DAG.getContext(), ActiveBits); in SearchForAndLoads() local
6982 EVT ExtVT = VT; in visitAND() local
7190 EVT ExtVT = Ext->getValueType(0); in visitAND() local
11012 EVT ExtVT = cast<VTSDNode>(N0.getOperand(1))->getVT(); in visitABS() local
13596 EVT ExtVT = cast<VTSDNode>(N0->getOperand(1))->getVT(); in visitSIGN_EXTEND() local
14013 EVT ExtVT; in visitZERO_EXTEND() local
14430 EVT ExtVT = VT; in reduceLoadWidth() local
14674 EVT ExtVT = cast<VTSDNode>(N1)->getVT(); in visitSIGN_EXTEND_INREG() local
[all …]
|
| H A D | LegalizeIntegerTypes.cpp | 1687 EVT ExtVT = EVT::getVectorVT(*DAG.getContext(), NVT.getVectorElementType(), in PromoteIntRes_TRUNCATE() local
5639 EVT ExtVT = N->getMemoryVT(); in ExpandIntOp_STORE() local
5772 EVT ExtVT = NOutVT.changeVectorElementType(PromEltVT); in PromoteIntRes_EXTRACT_SUBVECTOR() local
|
| H A D | LegalizeVectorTypes.cpp | 487 EVT ExtVT = cast<VTSDNode>(N->getOperand(1))->getVT().getVectorElementType(); ScalarizeVecRes_InregOp() local
5313 EVT ExtVT = EVT::getVectorVT(*DAG.getContext(), WidenVecRes_InregOp() local
5974 EVT ExtVT = EVT::getVectorVT(Ctx, ToMaskVT.getVectorElementType(), convertMask() local
|
| H A D | TargetLowering.cpp | 2051 EVT ExtVT = EVT::getIntegerVT(*TLO.DAG.getContext(), LowBits); in SimplifyDemandedBits() local
9333 EVT ExtVT = VT.getIntegerVT(*DAG.getContext(), 2 * BW); in expandAVG() local
|
| H A D | SelectionDAG.cpp | 4630 EVT ExtVT = Ext.getValueType(); in ComputeNumSignBits() local
12462 EVT ExtVT = cast<VTSDNode>(Operands[1])->getVT().getVectorElementType(); in UnrollVectorOp() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Transforms/Instrumentation/ |
| H A D | NumericalStabilitySanitizer.cpp | 1874 Type *ExtVT = Config.getExtendedFPType(BitcastTy); in propagateNonFTStore() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 11930 MVT ExtVT = MVT::getVectorVT(MVT::getIntegerVT(EltBits * Scale), in lowerShuffleAsSpecificZeroOrAnyExtend() local
12220 MVT ExtVT = VT; in lowerShuffleAsElementInsertion() local
17438 MVT ExtVT; in lower1BitShuffle() local
20243 MVT ExtVT = VT; in LowerZERO_EXTEND_Mask() local
20633 MVT ExtVT = MVT::getVectorVT(MVT::i16, InVT.getSizeInBits()/16); in LowerTruncateVecI1() local
20679 MVT ExtVT = MVT::getVectorVT(EltVT, NumElts); in LowerTruncateVecI1() local
24363 MVT ExtVT = VT; in LowerSIGN_EXTEND_Mask() local
29365 MVT ExtVT = MVT::getVectorVT(MVT::i16, NumElts / 2); in LowerShiftByScalarVariable() local
29690 MVT ExtVT = MVT::getVectorVT(EvtSVT, VT.getVectorNumElements()); in LowerShift() local
29750 MVT ExtVT = MVT::getVectorVT(MVT::i16, VT.getVectorNumElements() / 2); in LowerShift() local
[all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyISelLowering.cpp | 2513 MVT ExtVT; in performVectorExtendToFPCombine() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
| H A D | SystemZISelLowering.cpp | 6597 EVT ExtVT = Op.getValueType(); in combineExtract() local
7460 EVT ExtVT = EVT::getVectorVT( in combineINT_TO_FP() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.cpp | 8136 EVT ExtVT = VT.getVectorElementType(); in LowerBUILD_VECTOR() local
9396 EVT ExtVT = ToVT.getHalfNumVectorElementsVT(*DAG.getContext()); in LowerVectorExtend() local
18016 MVT ExtVT, HalfVT; in PerformMinMaxCombine() local
18784 EVT ExtVT = N->getOperand(0).getValueType().getHalfNumVectorElementsVT( in PerformMVEExtCombine() local
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | TargetLowering.h | 923 virtual bool preferSextInRegOfTruncate(EVT TruncVT, EVT VT, EVT ExtVT) const { in preferSextInRegOfTruncate()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 4423 MVT ExtVT = in LowerVectorFP_TO_INT() local
6111 EVT ExtVT = ExtVal.getValueType(); in isVectorLoadExtDesirable() local
20264 EVT ExtVT = VecToExtend.getValueType().changeVectorElementType(MVT::i32); in performBuildVectorCombine() local
24750 EVT ExtVT = VT.getDoubleNumVectorElementsVT(*DAG.getContext()); in performSignExtendInRegCombine() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCISelLowering.cpp | 8753 EVT ExtVT = Src.getValueType(); in LowerINT_TO_FPVector() local
14880 EVT ExtVT = EVT::getVectorVT(*DAG.getContext(), in addShuffleForVecExtend() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 8149 MVT ExtVT = Op.getSimpleValueType(); lowerFixedLengthVectorExtendToRVV() local
|