| /freebsd/contrib/llvm-project/llvm/lib/Transforms/Vectorize/ |
| H A D | VectorCombine.cpp | 380 ExtractElementInst *Ext0, ExtractElementInst *Ext1, in getShuffleExtract()
429 ExtractElementInst *Ext1, in isExtractExtractCheap()
575 ExtractElementInst *Ext1, Instruction &I) { in foldExtExtCmp()
594 ExtractElementInst *Ext1, Instruction &I) { in foldExtExtBinop()
641 auto *Ext1 = cast<ExtractElementInst>(I1); in foldExtractExtract() local
1292 auto *Ext1 = cast<ExtractElementInst>(I1); in foldExtractedCmps() local
|
| H A D | VPlanTransforms.cpp | 2921 VPWidenCastRecipe *Ext1, VPWidenCastRecipe *OuterExt) -> bool { in tryToMatchAndCreateMulAccumulateReduction()
2979 auto *Ext1 = in tryToMatchAndCreateMulAccumulateReduction() local
|
| H A D | VPlan.h | 2817 VPExpressionRecipe(VPWidenCastRecipe *Ext0, VPWidenCastRecipe *Ext1, in VPExpressionRecipe()
|
| H A D | VPlanRecipes.cpp | 2761 auto *Ext1 = cast<VPWidenCastRecipe>(ExpressionRecipes[1]); in print() local
|
| /freebsd/contrib/llvm-project/llvm/lib/TargetParser/ |
| H A D | RISCVISAInfo.cpp | 734 static Error getIncompatibleError(StringRef Ext1, StringRef Ext2) { in getIncompatibleError()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMTargetTransformInfo.cpp | 2752 static bool areExtractExts(Value *Ext1, Value *Ext2) { in areExtractExts()
|
| H A D | ARMISelLowering.cpp | 9455 SDValue Ext1 = Ext.getValue(1); in LowerVectorExtend() local
10382 SDValue Ext1 = DAG.getNode(ISD::EXTRACT_VECTOR_ELT, dl, EltVT, Op0, in LowerVecReduce() local
10394 SDValue Ext1 = DAG.getNode(ISD::EXTRACT_VECTOR_ELT, dl, EltVT, Op0, in LowerVecReduce() local
13443 SDValue Ext1 = Mul.getOperand(1); in PerformVQDMULHCombine() local
17318 SDValue Ext1 = in PerformVECREDUCE_ADDCombine() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64TargetTransformInfo.cpp | 6034 static bool areExtractExts(Value *Ext1, Value *Ext2) { in areExtractExts()
6278 auto Ext1 = cast<Instruction>(I->getOperand(0)); in isProfitableToSinkOperands() local
|
| H A D | AArch64ISelLowering.cpp | 4335 SDValue Ext1 = in LowerFP_EXTEND() local
18409 SDValue Ext1 = Op1.getOperand(0); in performUADDVAddCombine() local
18457 SDValue Ext1 = Op1.getOperand(0); in performUADDVZextCombine() local
21461 SDValue Ext0, Ext1; in performExtBinopLoadFold() local
22441 const SDValue Ext1 = in performSignExtendSetCCCombine() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Transforms/InstCombine/ |
| H A D | InstCombineCompares.cpp | 3146 Instruction *Ext0, *Ext1; in foldICmpAddConstant() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPULegalizerInfo.cpp | 3809 auto Ext1 = B.buildFPExt(F32, Src1, Flags); in legalizeFPow() local
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | DAGCombiner.cpp | 13719 SDValue Ext1 = DAG.getNode(Opcode, DL, VT, Op1); in tryToFoldExtendSelectLoad() local
14382 SDValue Ext1 = DAG.getNode(ExtOpcode, DL, VT, N01); in foldSextSetcc() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCISelLowering.cpp | 15919 SDValue Ext1 = FirstInput.getOperand(0); in DAGCombineBuildVector() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 46751 SDValue Ext1 = DAG.getNode(ISD::EXTRACT_VECTOR_ELT, DL, OpVT, in scalarizeExtEltFP() local
46774 SDValue Ext1 = DAG.getNode(ISD::EXTRACT_VECTOR_ELT, DL, VT, in scalarizeExtEltFP() local
59685 SDValue Ext1 = extractSubVector(InVec.getOperand(1), 0, DAG, DL, 128); in combineEXTRACT_SUBVECTOR() local
|