Searched defs:Den (Results 1 – 5 of 5) sorted by relevance
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUCodeGenPrepare.cpp | 903 IRBuilder<> &Builder, Value *Num, Value *Den, const FastMathFlags DivFMF, in optimizeWithRsq()
946 Value *Den, FastMathFlags FMF, in optimizeWithRcp()
1009 IRBuilder<> &Builder, Value *Num, Value *Den, float ReqdAccuracy) const { in optimizeWithFDivFast()
1034 IRBuilder<> &Builder, Value *Num, Value *Den, FastMathFlags DivFMF, in visitFDivElement()
1092 Value *Den = FDiv.getOperand(1); in visitFDiv() local
1194 Value *Den, unsigned AtLeast, in getDivNumBits()
1216 Value *Den, bool IsDiv, in expandDivRem24()
1228 IRBuilder<> &Builder, BinaryOperator &I, Value *Num, Value *Den, in expandDivRem24Impl()
1568 Value *Den = I.getOperand(1); in visitBinaryOperator() local
|
| H A D | AMDGPULegalizerInfo.cpp | 4694 Register Den = MI.getOperand(FirstSrcOpIdx + 1).getReg(); in legalizeUnsignedDIV_REM() local
|
| /freebsd/contrib/llvm-project/clang/lib/AST/Interp/ |
| H A D | Interp.h | 521 T Den; in Divc() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/NVPTX/ |
| H A D | NVPTXISelLowering.cpp | 5599 const SDValue &Den = N->getOperand(1); in PerformREMCombine() local
|
| /freebsd/contrib/llvm-project/clang/lib/AST/ |
| H A D | ExprConstant.cpp | 15468 APSInt Den = RHS.getComplexIntReal() * RHS.getComplexIntReal() + in VisitBinaryOperator() local
|